












TMP61-Q1 SNIS210A – APRIL 2019 – REVISED JUNE 2019

TMP61-Q1 Small Silicon-Based Linear Thermistor for Temperature Sensing

1 Features

- AEC-Q100 qualified for automotive applications
- Temperature options:
 - TMP61QDEC temperature grade 1: –40°C to +125°C, T_A
 - TMP61QLPG temperature grade 0: –40°C to +150°C, T_A
- Silicon-based thermistor with a Positive Temperature Coefficient (PTC)
- Linear resistance change with temperature
 - Simplifies resistance-to-temperature conversion
 - Decrease accuracy spread compared to nonlinear Negative Temperature Coefficient (NTC) thermistor-based circuits across a wide temperature range
- 10-kΩ nominal resistance at 25°C (R25)
 - ±1% maximum (0°C to 70°C)
- · Consistent sensitivity across temperature
 - 6400 ppm/°C TCR (25°C)
 - 0.2% typical TCR tolerance across temperature (–40°C to 125°C)
- · Fast thermal response time:
 - 0.6 second for DEC package
- Long lifetime and robust performance
 - Ultra low power consumption compared to traditional NTCs that lower errors due to self heating
 - Built-in fail-safe in case of short-circuit failures
 - <1% maximum drift after high temperature and high humidity stress tests
- Available package options:
 - X1SON (DEC/0402 footprint)
 - TO-92S (LPG) (contact representative for availability)

Typical Implementation Circuits



2 Applications

- HEV/EV
 - On-board (OBC) and wireless chargers
 - DC/DC converters
 - Battery Management Systems
- Infotainment
 - Aftermarket head unit
 - Premium Audio
 - Clusters
- Automotive lighting
 - Headlights
 - Interior lights

3 Description

The TMP61-Q1 series of small silicon linear thermistors are designed for temperature measurement, protection, compensation, and control systems. Compared to traditional NTC thermistors, the TMP61-Q1 device offers enhanced linearity and consistent sensitivity across the full temperature range. The TMP61-Q1 offers robust performance due to device immunity to environmental variation and built-in fail-safe behaviors at high temperatures. This device is currently available in a 2-pin, surface-mount, 0402 footprint-compatible X1SON package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TMP61-Q1	X1SON (2)	0.60 mm × 1.00 mm		
	TO-92S (2) ⁽²⁾	4.00 mm × 3.15 mm		

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) This package is in preview

Typical Resistances vs Ambient Temperature






Table of Contents

1	Features 1		8.3 Feature Description	8
2	Applications 1		8.4 Device Functional Modes	10
3	Description 1	9	Application and Implementation	11
4	Revision History2		9.1 Application Information	11
5	Device Comparison Table		9.2 Typical Application	11
6	Pin Configuration and Functions	10	Power Supply Recommendations	17
7	Specifications4	11	Layout	17
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	17
	7.2 ESD Ratings 4		11.2 Layout Examples	18
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	19
	7.4 Thermal Information		12.1 Receiving Notification of Documentation Updat	es 19
	7.5 Electrical Characteristics		12.2 Community Resources	19
	7.6 Typical Characteristics		12.3 Trademarks	19
8	Detailed Description 8		12.4 Electrostatic Discharge Caution	19
U	8.1 Overview 8		12.5 Glossary	19
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (April 2019) to Revision A

Page

Submit Documentation Feedback




5 Device Comparison Table

PART NUMBER	ART NUMBER RATING		NUMBER RATING R25 TYP R25 %TOL		PACKAGE	T _A
TMP61QDEC	Catalan	101	1%	X1SON / DEC (0402)	-40°C to 125°C	
TMP61QLPG ⁽¹⁾	Catalog	10k		TO92s / LPG	-65°C to 150°C	

⁽¹⁾ This package is in preview

6 Pin Configuration and Functions



Pin Functions

	PIN			
NAME	X1SON (DEC)	TO-92S (LPG)	TYPE	DESCRIPTION
_	1	1		Thermistor (–) and (+) terminals. For proper operation, ensure a positive bias where the +
+	2	2		terminal is at a higher voltage potential than the - terminal.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage across the device	ce		+6	V
Junction temperature (T _J)	DEC	-40	+125	°C
Junction temperature (T _J)	LPG	-40	+150	°C
Current through the devi		+450	μΑ	
Storage temperature (T _s	torage temperature (T _{stg})			°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under Recommended OperatingConditions. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM classification level 2	±2000	٧
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM classification level C5	±750	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{Sns}	Voltage Across Pins 2 (+) and 1 (-)	0	5.5	V
I _{Sns}	Current passing through the device	0	400	μΑ
T _A	Operating free-air temperature (specified performance) (X1SON/DEC Package)	-40	125	°C
T _A	Operating free-air temperature (functional, unspecified performance) (X1SON/DEC Package)	-40	125	°C
T _A	Operating free-air temperature (specified performance) (LPG/TO-92S Package)	-40	150	°C
T _A	Operating free-air temperature (functional, unspecified performance) (LPG/TO-92S Package)	-40	150	°C

7.4 Thermal Information

		TMP		
	THERMAL METRIC (1)(2)	DEC (X1 SON)	LPG (TO-92)	UNIT
		2 PINS	2 PINS	
R_{qJA}	Junction-to-ambient thermal resistance (3)(4)	443.4	215	°C/W
R _{qJC(top)}	Junction-to-case (top) thermal resistance	195.7	99.9	°C/W
R_{qJB}	Junction-to-board thermal resistance	254.6	191.7	°C/W
/ _{JT}	Junction-to-top characterization parameter	19.9	35.1	°C/W
Y_{JB}	Junction-to-board characterization parameter	254.5	191.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

(4) Changes in output due to self heating can be computed by multiplying the internal dissipation by the thermal resistance.

⁽²⁾ For information on self-heating and thermal response time see Layout Guidelines section.

⁽³⁾ The junction to ambient thermal resistance (Rq_{JA}) under natural convection is obtained in a simulation on a JEDEC-standard, High-K board as specified in JESD51-7, in an environment described in JESD51-2. Exposed pad packages assume that thermal vias are included in the PCB, per JESD 51-5.



7.5 Electrical Characteristics


 $T_A = -40$ °C - 125°C, $I_{Sns} = 200 \mu A$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		DEC Package					
R ₂₅	Thermistor Resistance at 25°C	T _A = 25°C	9.9	10	10.1	kΩ	
		T _A = 25°C	-1		+1		
R _{TOL}	Resistance Tolerance	T _A = 0°C - 70°C	-1		+1	%	
		T _A = -40°C - 125°C	-1.5		+1.5		
TCR ₋₃₅		T1 = -40°C, T2 = -30°C		+6220			
TCR ₂₅	Temperature Coefficient of Resistance	T1 = 20°C, T2 = 30°C	+6400			ppm/°C	
TCR ₈₅		T1 = 80°C, T2 = 90°C		+5910			
TCR ₋₃₅ %		T1 = -40°C, T2 = -30°C		±0.4			
TCR ₂₅ %	Temperature Coefficient of Resistance Tolerance	T1 = 20°C, T2 = 30°C		±0.2		%	
TCR ₈₅ %		T1 = 80°C, T2 = 90°C		±0.3			
A.D.	Concer Long Torm Drift (Daliability)	96 hours continuous operation,RH=85%, T _A = 130°C, V _{Bias} = 5.5V	0.1 +0.8 0.1 +1		+0.8	%	
ΔR	Sensor Long Term Drift (Reliability)	600 hours continuous operation, T _A = 150°C, V _{Bias} = 5.5V			+1		
t _{RES (stirred} liquid)	Thermal response to 63%	T1=25°C in Still Air to T2=125°C in Stirred Liquid		0.6		s	
t _{RES (still air)}	Thermal response to 63%	T1=25°C to T2=70°C in Still Air		3.2		s	

TEXAS INSTRUMENTS

7.6 Typical Characteristics

at T_A = 25°C, (unless otherwise noted)



Submit Documentation Feedback

Figure 5. Supply Dependence R vs. IBias


Copyright © 2019, Texas Instruments Incorporated

Figure 6. Supply Dependence R vs. V_{Bias}



Typical Characteristics (continued)

at T_A = 25°C, (unless otherwise noted)



rigure 5. Thermal Response Th



8 Detailed Description

8.1 Overview

The TMP61-Q1 series of silicon linear thermistors has a linear positive temperature coefficient (PTC) that results in a uniform and consistent temperature coefficient resistance (TCR) across a wide operating temperature range.

8.2 Functional Block Diagram




Figure 10. Typical Implementation Circuits

8.3 Feature Description

As shown in Figure 1 and Figure 2, the TMP61-Q1 has good linear behaviour across the whole temperature range, but a small non-linearity can be observed, as well as supply dependence, as shown in Figure 3 and Figure 4. To fabricate the TMP61-Q1, the engineer can use a special silicon process where the device key characteristics—the temperature coefficient resistance (TCR) and nominal resistance (R25)—are controlled by the doping level and active region area. Note that the TMP61-Q1 has an active area and a substrate due to the polarized terminals of the device. The positive terminal should be connected to the highest potential, while the negative terminal (which is tied to the substrate internally) should be connected to the lowest potential. Equation 1 and Equation 2 can help the user approximate the device resistance and TCR. Table 1 and Table 2 show the typical resistances, resistance spread, and maximum expected error across temperature using a direct Ideal bias current or an ideal voltage bias in a divider circuit.

 $R(\Omega)$

 $\approx 8504.85 + 55.08 \text{ T} + 0.17 \text{ T}^2$

where

T is the temperature of interest

$$TCR (ppm/^{\circ}C) = (R_{T2} - R_{T1}) / ((T_2 - T_1) \times R_{(T2+T1)/2})$$
(2)

Below are the definitions of the key terms used throughout this document:

- I_{Sns}: Current flowing through the TMP61-Q1.
- V_{Sns}: Voltage across the two TMP61-Q1 terminals.
- I_{Bias}: Current supplied by the biasing circuit.
- V_{Bias}: Voltage supplied by the biasing circuit.
- V_{Temp}: Output voltage that corresponds to the measured temperature. Note that this is different from V_{Sns}. In a

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



Feature Description (continued)

case of a voltage divider circuit with the TMP61-Q1 in the high side, V_{Temp} is taken across R_{Bias}.

Table 1. TMP61-Q1 Transfer Table Using an Ideal I_{Bias} of 200 μA

		RESISTANCE (Ω)	ΔR/ΔΤ	TEMPERATURE	
TEMPERATURE (°C)	MIN	TYP	MAX	(Ω/°C)	ERROR ⁽¹⁾⁽²⁾ (°C)
-40	6445	6543	6641	42	2.32
-35	6657	6759	6860	44	2.30
-30	6879	6983	7088	46	2.29
-25	7109	7217	7325	48	2.28
-20	7347	7459	7571	49	2.27
-15	7594	7710	7825	51	2.27
-10	7849	7968	8088	53	2.27
-5	8112	8235	8359	54	2.28
0	8425	8510	8595	56	1.53
5	8704	8792	8880	57	1.53
10	8992	9083	9173	59	1.54
15	9287	9381	9475	60	1.55
20	9590	9687	9783	62	1.56
25	9900	10000	10100	63	1.58
30	10218	10321	10424	65	1.59
35	10544	10650	10757	67	1.60
40	10877	10987	11097	68	1.61
45	11218	11332	11445	70	1.62
50	11568	11685	11801	71	1.64
55	11925	12045	12166	73	1.65
60	12291	12415	12539	75	1.66
65	12665	12792	12920	76	1.67
70	13047	13179	13311	78	1.69
75	13371	13574	13778	80	2.55
80	13769	13979	14188	82	2.56
85	14177	14393	14608	84	2.58
90	14594	14816	15038	86	2.59
95	15021	15250	15479	88	2.61
100	15458	15694	15929	90	2.62
105	15906	16148	16391	92	2.63
110	16365	16614	16863	94	2.64
115	16835	17091	17348	97	2.65
120	17317	17581	17844	99	2.66
125	17811	18082	18353	102	2.67

Assuming ideal current source
Table defined based on 4th order equation



Table 2. TMP61-Q1 Transfer Table Using a Voltage Divider With an Ideal V_{Bias} of 2.5 V and R_{Bias} of 10 k Ω With $\pm 0.01\%$ Tolerance

TEMPERATURE		RESISTANCE $(\Omega)^{(1)}$	ΔR/ΔΤ	TEMPERATURE	
(°C)	MIN	TYP	MAX	(Ω/°C)	ERROR ⁽²⁾ (°C)
-40	6411	6508	6606	41	2.39
-35	6617	6717	6818	43	2.35
-30	6833	6937	7041	45	2.32
-25	7058	7165	7273	47	2.30
-20	7293	7404	7515	49	2.29
-15	7536	7651	7765	50	2.28
-10	7788	7906	8025	52	2.28
-5	8048	8170	8293	54	2.29
0	8358	8442	8527	55	1.53
5	8635	8722	8809	57	1.54
10	8920	9010	9100	58	1.55
15	9212	9305	9398	60	1.56
20	9511	9607	9703	61	1.57
25	9817	9916	10016	63	1.58
30	10131	10233	10335	64	1.60
35	10451	10557	10662	65	1.61
40	10779	10888	10997	67	1.63
45	11113	11226	11338	68	1.64
50	11455	11571	11687	70	1.66
55	11804	11923	12043	71	1.67
60	12161	12283	12406	73	1.69
65	12524	12651	12777	74	1.70
70	12896	13026	13156	76	1.72
75	13208	13409	13610	77	2.60
80	13593	13800	14007	79	2.62
85	13987	14200	14413	81	2.64
90	14390	14609	14828	83	2.65
95	14801	15026	15252	84	2.67
100	15222	15453	15685	86	2.68
105	15652	15890	16129	88	2.70
110	16093	16338	16583	91	2.71
115	16544	16796	17048	93	2.72
120	17006	17265	17524	95	2.73
125	17480	17746	18012	97	2.73

⁽¹⁾ Table defined based on 4th order equation

8.4 Device Functional Modes

The device has one mode of operation that applies when operated within the *Recommended Operating Conditions*.

⁽²⁾ Assuming ideal voltage source, 10 k Ω with ±0.01% R_{Bias}



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TMP61-Q1 is a positive temperature coefficient (PTC) linear silicon thermistor. The device behaves like a temperature-dependent resistor, and may be configured in a variety of ways to monitor temperature based on the system-level requirements. The TMP61-Q1 has a nominal resistance at 25°C (R25) of 10 k Ω with ±1% maximum tolerance, a maximum operating voltage of 5.5 V (V_{Sns}), and maximum supply current of 400 μ A (I_{Sns}). This device may be used in a variety of applications to monitor temperature close to a heat source with the very small DEC package option compatible with the typical 0402 (inch) footprint. Some of the factors that influence the total measurement error include the ADC resolution (if applicable), the tolerance of the bias current or voltage, the tolerance of the bias resistance in the case of a voltage divider configuration, and the location of the sensor with respect to the heat source.

9.2 Typical Application

9.2.1 Thermistor Biasing Circuits




Figure 11. Biasing Circuit Implementations With Linear Thermistor (Left) vs. Non-Linear Thermistor (Right)

9.2.1.1 Design Requirements

Existing thermistors, in general, have a non-linear temperature vs. resistance curve. To linearize the thermistor response, the engineer can use a voltage linearization circuit with a voltage divider configuration, or a resistance linearization circuit by adding another resistance in parallel with the thermistor, R_P . Figure 11 highlights the two implementations, where R_T is the thermistor resistance. To generate an output voltage across the thermistor, the engineer can use either a voltage divider circuit with the thermistor placed at either the high side (close to supply) or low side (close to ground), depending on the desired voltage response (negative or positive). Additionally, the resistor can be biased directly using a precision current source (yielding the highest accuracy and voltage gain).



It is common to use a voltage divider with thermistors because of its simple implementation and lower cost. The TMP61, on the other hand, has a linear positive temperature coefficient (PTC) of resistance such that the voltage measured across it increases linearly with temperature. As such, the need for linearization circuits is no longer a requirement, and a simple current source or a voltage divider circuit can be used to generate the temperature voltage.

This output voltage can be interpreted using a comparator against a voltage reference to trigger a temperature trip point that is either tied directly to an ADC to monitor temperature across a wider range or used as feedback input for an active feedback control circuit.

The voltage across the TMP61-Q1 can be translated to temperature using either a lookup table method (LUT) or a fitting polynomial, V(T), as described in Equation 3. The temperature voltage must first be digitized using an ADC. The necessary resolution of this ADC is dependent on the biasing method used. Additionally, for best accuracy, the bias voltage (V_{BIAS}) should be tied to the reference voltage of the ADC to create a measurement where the difference in tolerance between the bias voltage and the reference voltage cancels out. The engineer can also implement a low-pass filter to reject system level noise, and the user should place the filter as close to the ADC input as possible.

9.2.1.2 Detailed Design Procedure

The resistive circuit divider method produces an output voltage (V_{TEMP}) scaled according to the bias voltage (V_{BIAS}). When V_{BIAS} is also used as the reference voltage of the ADC, any fluctuations or tolerance error due to the voltage supply will be canceled and will not affect the temperature accuracy. This type of configuration is shown in Figure 12. Equation 3 describes the output voltage (V_{TEMP}) based on the variable resistance of the TMP61-Q1 (R_{TMP61}) and bias resistor (R_{BIAS}). The ADC code that corresponds to that output voltage, ADC full-scale range, and ADC resolution is given in Equation 4.




Figure 12. TMP61-Q1 Voltage Divider With an ADC

$$V_{\text{TEMP}} = V_{\text{BIAS}} \times \left(\frac{R_{\text{TMP61}}}{R_{\text{TMP61}} + R_{\text{BIAS}}} \right)$$

$$ADC \text{ Code} = \frac{V_{\text{TEMP}}}{FSR} 2^{n}$$
(3)

where

FSR is the full-scale range of the ADC, which is the voltage at REF to GND (V_{REF})

Equation 5 shows whenever $V_{REF} = V_{BIAS}$, V_{BIAS} cancels out.

ADC Code =
$$\frac{V_{BIAS} \times \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}}\right)}{V_{BIAS}} 2^{n} = \left(\frac{R_{TMP61}}{R_{TMP61} + R_{BIAS}}\right) 2^{n}$$
(5)

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



The engineer can use a polynomial equation or a LUT to extract the temperature reading based on the ADC code read in the microcontroller.

The cancellation of V_{BIAS} is one benefit to using a voltage-divider (ratiometric approach), but the sensitivity of the output voltage of the divider circuit cannot increase much. Therefore, not all of the ADC codes will be used due to the small voltage output range compared to the FSR. This application is very common, however, and is simple to implement.

The engineer can use a current source-based circuit, like the one shown in Figure 13, to have better control over the sensitivity of the output voltage and achieve higher accuracy. In this case, the output voltage is simply $V = I \times R$. For example, if a current source of 400 μ A is used with the TMP61, the output voltage will span approximately 5.5 V and will have a gain up to 40 mV/C. Having control over the voltage range and sensitivity allows for full utilization of the ADC codes and full-scale range. Based on the bias current, the temperature voltage is shown in Figure 14. Similar to the ratiometric approach above, if the ADC has a built-in current source that shares the same bias as the reference voltage of the ADC, the tolerance of the supply current cancels out. In this case, a precision ADC is not required. This method yields the best accuracy, but can increase the system implementation cost.




Figure 13. TMP61-Q1 Biasing Circuit With Current Source




Figure 14. TMP61-Q1 Temperature Voltage With Varying Current Sources

In comparison to the non-linear NTC thermistor in a voltage divider, the TMP61-Q1 has an enhanced linear output characteristic. The two voltage divider circuits with and without a linearization parallel resistor, R_P , is shown in Figure 15. For example, consider an example where $V_{BIAS} = 5$ V, $R_{BIAS} = 10$ k Ω , and a parallel resistor (R_P) is used with the NTC thermistor (R_{NTC}) to linearize the output voltage with an additional 10-k Ω resistor. The output characteristics of the voltage dividers are shown in Figure 16. The TMP61-Q1 produces a linear curve across the entire temperature range while the NTC curve is only linear across a small temperature region. When the parallel resistor (R_P) is added to the NTC circuit, the added resistor makes the curve much more linear, but greatly affects the output voltage range.






Figure 15. TMP61-Q1 vs. NTC With Linearization Resistor (Rp) Voltage Divider Circuits




Figure 16. NTC With and Without a Linearization Resistor vs. TMP61-Q1 Temperature Voltages

9.2.1.2.1 Thermal Compensation

The TMP61-Q1 can be used to compensate for components within systems whose characteristics vary over temperature. For example, resistors will change with temperature based on their specified temperature coefficient. In certain systems where these resistors are included in the feedback loop, the performance over temperature may be greatly affected by the changes in resistance. Examples include components like those in control systems within the feedback loop, linear dropout regulators with feedback resistors, and solenoids or coils with varying impedance. One implementation is to put the TMP61-Q1 in a feedback loop to compensate for temperature drift, along with other resistive components to better control the temperature coefficient (α) of the compensation circuit.

Equation 6 can describe this type of circuit:

$$R(T) = R(T_0) \times (1 + \alpha \Delta T)$$

where

- R(T₀) is the resistance
- the temperature coefficient, α, is specified (25°C)
- the change in temperature, ΔT, is the temperature of interest, T, minus T₀ (25°C)

This circuit is shown in Figure 17.

Copyright © 2019, Texas Instruments Incorporated

(6)






Figure 17. TMP61-Q1 Thermal Compensation Circuit

9.2.1.2.2 Thermal Protection With Comparator

The engineer can use the TMP61, a voltage reference, and a comparator to program the thermal protection. As shown in Figure 18, the output of the comparator will remain low until the voltage of the thermistor divider, with R_{BIAS} and R_{TMP61} , rises above the threshold voltage, set by R_1 and R_2 . When the output goes high, the comparator signals an overtemperature warning signal. The engineer can also program the hysteresis to prevent the output from continuously toggling around the temperature threshold when the output returns low. Either a comparator with built-in hysteresis or feedback resistors may be used.




Figure 18. Temperature Switch Using TMP61-Q1 Voltage Divider and a Comparator

9.2.1.2.3 Thermal Foldback

One application that uses the output voltage of the TMP61-Q1 in an active control circuit is thermal foldback. This is performed to reduce, or fold back, the current driving a string of LEDs, for example. At high temperatures, the LEDs begin to heat up due to environmental conditions and self-heating. Thus, at a certain temperature threshold based on the LED's safe operating area, the driving current must be reduced to cool down the LEDs and prevent thermal runaway. The TMP61-Q1 voltage output increases with temperature when the output is in the lower position of the voltage divider, and can provides a response used to fold back the current. Typically, the current is held at a specified level until a high temperature is reached, known as the knee point, where the



current must be rapidly reduced. To better control the temperature/voltage sensitivity of the TMP61-Q1, a rail-to-rail operational amplifier is used. In the example shown in Figure 19, the temperature "knee" where the foldback begins is set by the reference voltage (2.5 V) at the positive input, and the feedback resistors set the response of the foldback curve. The foldback knee point may be chosen based on the output of the voltage divider and the corresponding temperature from Equation 8 (like 110° C, for example). A buffer is used in-between the voltage divider with R_{TMP61} and the input to the op amp to prevent loading and variations in V_{TEMP} .




Figure 19. Thermal Foldback Using TMP61-Q1 Voltage Divider and a Rail-to-Rail Op Amp

The op amp will remain high as long as the voltage output is below V_{Ref} . When the temperature goes above 110°C, then the output will swing low to the 0-V rail of the op amp. The rate at which the foldback occurs is dependent on the feedback network, R_{FB} and R_1 , which varies the gain of the op amp, G, given by Equation 9. This in return controls the voltage/temperature sensitivity of the circuit. This voltage output is fed into a LED driver IC that will adjust output current accordingly. The final output voltage used for thermal foldback is V_{OUT} , and is given in Equation 10. In this example where the knee point is set at 110°C, the output voltage curve is as shown in Figure 20.

$$V_{\text{TEMP}} = V_{\text{BIAS}} \times \left(\frac{R_{\text{TMP61}}}{R_{\text{TMP61}} + R_{\text{BIAS}}}\right) \tag{8}$$

$$G = \frac{R_{FB}}{R_1} \tag{9}$$

$$V_{\text{OUT}} = -G \times V_{\text{TEMP}} + (1+G) \times V_{\text{REF}}$$
(10)






Figure 20. Thermal Foldback Voltage Output Curve

9.2.1.3 Application Curve

The TMP61-Q1 accuracy varies depending on the selected biasing circuit. This variation can be seen in Figure 21. V_{TEMP} is shown with either V_{BIAS} at 2 V in a resistor divider circuit (R_{BIAS} = 10 k Ω ±1%), or I_{BIAS} at 200 μ A. Supply sources used are assumed to be ideal. The best accuracy is achieved using a direct current bias method.




Figure 21. TMP61-Q1 Voltage Output and Temperature Error Based on the Bias Method

10 Power Supply Recommendations

The maximum recommended operating voltage of the TMP61-Q1 is 5.5 V (V_{Sns}), and the maximum current through the device is 400 μA (I_{Sns}).

11 Layout

11.1 Layout Guidelines

The layout of the TMP61-Q1 is similar to that of a passive component. If the device is biased with a current source, the positive pin 2 is connected to the source, while the negative pin 1 is connected to ground. If the circuit is biased with a voltage source, and the device is placed on the lower side of the resistor divider, V_{-} is connected to ground and V_{+} is connected to the output, V_{TEMP} . If the device is placed on the upper side of the divider, V_{+} is connected to the voltage source and V_{-} is connected to the output voltage, V_{TEMP} . Figure 22 shows the device layout.



11.2 Layout Examples




Figure 22. Recommended Layout: DEC Package



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-.lul-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTMP6131DECTQ1	ACTIVE	X1SON	DEC	2	250	TBD	Call TI	Call TI	-40 to 125		Samples
PTMP6131ELPGMQ1	ACTIVE	TO-92	LPG	2	3000	TBD	Call TI	Call TI	-40 to 150		Samples
PTMP6131LPGMQ1	ACTIVE	TO-92	LPG	2	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TMP6131QDECRQ1	ACTIVE	X1SON	DEC	2	10000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	EL	Samples
TMP6131QDECTQ1	ACTIVE	X1SON	DEC	2	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	EL	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

17-Jul-2019

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TMP61-Q1:

Catalog: TMP61

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2019

TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

- Reel Width (WT)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMP6131QDECRQ1	X1SON	DEC	2	10000	178.0	8.4	0.7	1.15	0.47	2.0	8.0	Q1
TMP6131QDECTQ1	X1SON	DEC	2	250	178.0	8.4	0.7	1.15	0.47	2.0	8.0	Q1

www.ti.com 27-Jul-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TMP6131QDECRQ1	X1SON	DEC	2	10000	205.0	200.0	33.0	
TMP6131QDECTQ1	X1SON	DEC	2	250	205.0	200.0	33.0	



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M
 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





TO-92




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M.
 2. This drawing is subject to change without notice.



TO-92



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated