

# 16-Bit Buffers/Line Drivers

## Features

- $I_{off}$  supports partial-power-down mode operation
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- $V_{CC} = 5\text{V} \pm 10\%$

### CY74FCT16244T Features:

- 64 mA sink current, 32 mA source current
- Typical  $V_{OLP}$  (ground bounce) <1.0V at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$

### CY74FCT162244T Features:

- Balanced output drivers: 24 mA
- Reduced system switching noise
- Typical  $V_{OLP}$  (ground bounce) <0.6V at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$

### CY74FCT162H244T Features:

- Bus hold on data inputs
- Eliminates the need for external pull-up or pull-down resistors

## Functional Description

These 16-bit buffers/line drivers are designed for use in memory driver, clock driver, or other bus interface applications, where high-speed and low power are required. With flow-through pinout and small shrink packaging board layout is simplified. The three-state controls are designed to allow 4-bit, 8-bit or combined 16-bit operation.


This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The CY74FCT16244T is ideally suited for driving high-capacitance loads and low-impedance backplanes.


The CY74FCT162244T has 24-mA balanced output drivers with current limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162244T is ideal for driving transmission lines.

The CY74FCT162H244T is a 24-mA balanced output part that has "bus hold" on the data inputs. The device retains the input's last state whenever the input goes to high impedance. This eliminates the need for pull-up/down resistors and prevents floating inputs.


## Logic Block Diagrams CY74FCT16244T, CY74FCT162244T, CY74FCT162H244T




FCT16244-1



FCT16244-2



FCT16244-3



FCT16244-4

## Pin Configuration

### SSOP/TSSOP Top View

1	48	2	47
1Y1	47	1A1	46
1Y2	46	1A2	45
GND	45	GND	44
1Y3	44	1A3	43
1Y4	43	1A4	42
V <sub>CC</sub>	42	V <sub>CC</sub>	41
2Y1	41	2A1	40
2Y2	40	2A2	39
GND	39	GND	38
2Y3	38	2A3	37
2Y4	37	2A4	36
3Y1	36	3A1	35
3Y2	35	3A2	34
GND	34	GND	33
3Y3	33	3A3	32
3Y4	32	3A4	31
V <sub>CC</sub>	31	V <sub>CC</sub>	30
4Y1	30	4A1	29
4Y2	29	4A2	28
GND	28	GND	27
4Y3	27	4A3	26
4Y4	26	4A4	25
4OE	25	3OE	

FCT16244-5

## Pin Description

Name	Description
OE	Three-State Output Enable Inputs (Active LOW)
A	Data Inputs <sup>[1]</sup>
Y	Three-State Outputs

## Function Table<sup>[2]</sup>

Inputs		Outputs
OE	A	Y
L	L	L
L	H	H
H	X	Z

### Notes:

1. On CY74FCT162H244T these pins have "bus hold."
2. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = High Importance.
3. Operation beyond the limits set forth may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.
4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.

## Electrical Characteristics Over the Operating Range

Parameter	Description		Test Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage			2.0			V
$V_{IL}$	Input LOW Voltage					0.8	V
$V_H$	Input Hysteresis <sup>[6]</sup>				100		mV
$V_{IK}$	Input Clamp Diode Voltage		$V_{CC}=\text{Min.}, I_{IN}=-18\text{ mA}$		-0.7	-1.2	V
$I_{IH}$	Input HIGH Current	Standard				$\pm 1$	$\mu A$
		Bus Hold				$\pm 100$	
$I_{IL}$	Input LOW Current	Standard	$V_{CC}=\text{Max.}, V_I=GND$			$\pm 1$	$\mu A$
		Bus Hold				$\pm 100$	
$I_{BBH}$ $I_{BBL}$	Bus Hold Sustain Current on Bus Hold Input <sup>[7]</sup>		$V_{CC}=\text{Min.}$	$V_I=2.0V$	-50		$\mu A$
				$V_I=0.8V$	+50		
$I_{BHHO}$ $I_{BHLO}$	Bus Hold Overdrive Current on Bus Hold Input <sup>[7]</sup>		$V_{CC}=\text{Max.}, V_I=1.5V$			TBD	mA
$I_{OZH}$	High Impedance Output Current (Three-State Output pins)		$V_{CC}=\text{Max.}, V_{OUT}=2.7V$			$\pm 1$	$\mu A$
$I_{OZL}$	High Impedance Output Current (Three-State Output pins)		$V_{CC}=\text{Max.}, V_{OUT}=0.5V$			$\pm 1$	$\mu A$
$I_{OS}$	Short Circuit Current <sup>[8]</sup>		$V_{CC}=\text{Max.}, V_{OUT}=GND$	-80	-140	-200	mA
$I_o$	Output Drive Current <sup>[8]</sup>		$V_{CC}=\text{Max.}, V_{OUT}=2.5V$	-50		-180	mA
$I_{OFF}$	Power-Off Disable		$V_{CC}=0V, V_{OUT}\leq 4.5V$ <sup>[9]</sup>			$\pm 1$	$\mu A$

### Output Drive Characteristics for CY74FCT16244T

Parameter	Description	Test Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-3 mA	2.5	3.5		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-15 mA	2.4	3.5		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =-32 mA	2.0	3.0		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA		0.2	0.55	V

### Output Drive Characteristics for CY74FCT162244T, CY74FCT162H244T

Parameter	Description	Test Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Current <sup>[8]</sup>	V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> =1.5V	60	115	150	mA
I <sub>ODH</sub>	Output HIGH Current <sup>[8]</sup>	V <sub>CC</sub> =5V, V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> =1.5V	-60	-115	-150	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =-24 mA	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =24 mA		0.3	0.55	V

**Notes:**

5. Typical values are at V<sub>CC</sub>=5.0V, T<sub>A</sub> = +25°C ambient.
6. This parameter is specified but not tested.
7. Pins with bus hold are described in Pin Description.
8. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
9. Tested at +25°C.

**Capacitance<sup>[6]</sup>**( $T_A = +25^\circ\text{C}$ ,  $f = 1.0 \text{ MHz}$ )

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	4.5	6.0	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	5.5	8.0	pF

### Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. <sup>[5]</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC}=\text{Max.}$	$V_{IN} \leq 0.2V$ , $V_{IN} \leq V_{CC} - 0.2V$	5	500 $\mu\text{A}$
$\Delta I_{CC}$	Quiescent Power Supply Current (TTL inputs HIGH)	$V_{CC}=\text{Max.}$	$V_{IN}=3.4V$ <sup>[10]</sup>	0.5	1.5 mA
$I_{CCD}$	Dynamic Power Supply Current <sup>[11]</sup>	$V_{CC}=\text{Max.}$ , One Input Toggling, 50% Duty Cycle, Outputs Open, $OE=GND$	$V_{IN}=V_{CC}$ or $V_{IN}=GND$	60	100 $\mu\text{A}/\text{MHz}$
$I_C$	Total Power Supply Current <sup>[12]</sup>	$V_{CC}=\text{Max.}$ , $f_1=10 \text{ MHz}$ , 50% Duty Cycle, Outputs Open, One Bit Toggling, $OE=GND$	$V_{IN}=V_{CC}$ or $V_{IN}=GND$	0.6	1.5 mA
			$V_{IN}=3.4V$ or $V_{IN}=GND$	0.9	2.3 mA
		$V_{CC}=\text{Max.}$ , $f_1=2.5 \text{ MHz}$ , 50% Duty Cycle, Outputs Open, Sixteen Bits Toggling, $OE=GND$	$V_{IN}=V_{CC}$ or $V_{IN}=GND$	2.4	$4.5^{[13]}$ mA
			$V_{IN}=3.4V$ or $V_{IN}=GND$	6.4	$16.5^{[13]}$ mA

**Notes:**

10. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
  11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
  12.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_0/2 + f_1 N_1)$   
 $I_{CC}$  = Quiescent Current with CMOS input levels  
 $I_{CC}$  = Power Supply Current for a TTL HIGH input ( $V_{IN}=3.4V$ )  
 $D_H$  = Duty Cycle for TTL inputs HIGH  
 $N_T$  = Number of TTL inputs at  $D_H$   
 $I_{CCD}$  = Dynamic Current caused by an input transition pair (HLH or LHL)  
 $f_0$  = Clock frequency for registered devices, otherwise zero  
 $f_1$  = Input signal frequency  
 $N_1$  = Number of inputs changing at  $f_1$
- All currents are in millamps and all frequencies are in megahertz.
13. Values for these conditions are examples of the  $I_{CC}$  formula. These limits are specified but not tested.

**Switching Characteristics** Over the Operating Range<sup>[14]</sup>

Parameter	Description	CY74FCT16244T CY74FCT162244T CY74FCT162H244T			Unit	Fig. No. <sup>[15]</sup>
		Min.	Max.	Min.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Data to Output	1.5	6.5	1.5	4.8	ns 1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	1.5	8.0	1.5	6.2	ns 1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	7.0	1.5	5.6	ns 1, 7, 8
t <sub>SK(O)</sub>	Output Skew <sup>[16]</sup>		0.5		0.5	ns —

**Switching Characteristics** Over the Operating Range<sup>[14]</sup> (continued)

Parameter	Description	CY74FCT16244CT CY74FCT162244CT CY74FCT162H244CT		Unit	Fig. No. <sup>[15]</sup>
		Min.	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Data to Output	1.5	4.1	ns	1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time	1.5	5.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time	1.5	5.2	ns	1, 7, 8
t <sub>SK(O)</sub>	Output Skew <sup>[16]</sup>		0.5	ns	—

**Notes:**

14. Minimum limits are specified but not tested on Propagation Delays.
15. See "Parameter Measurement Information" in the General Information section.
16. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.



CY74FCT16244T  
CY74FCT162244T  
CY74FCT162H244T

#### Ordering Information CY74FCT16244

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	CY74FCT16244CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16244CTPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
4.8	CY74FCT16244ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16244ATPVC/PVCT	O48	48-Lead (300-Mil) SSOP	
6.5	CY74FCT16244TPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16244TPVC/PVCT	O48	48-Lead (300-Mil) SSOP	

#### Ordering Information CY74FCT162244

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT162244CTPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162244CTPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162244CTPVC	O48	48-Lead (300-Mil) SSOP	
4.8	74FCT162244ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162244ATPVC	O48	48-Lead (300-Mil) SSOP	
	74FCT162244ATPVC	O48	48-Lead (300-Mil) SSOP	
6.5	CY74FCT162244TPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162244TPVC/PVCT	O48	48-Lead (300-Mil) SSOP	


#### Ordering Information CY74FCT162H244

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.1	74FCT162H244CTPVC/PVCT	O48	48-Lead (300-Mil) SSOP	Industrial
4.8	74FCT162H244ATPACT	Z48	48-Lead (240-Mil) TSSOP	Industrial


Document #: 38-00396-C

## Package Diagrams


48-Lead Shrunk Small Outline Package O48



48-Lead Thin Shrunk SmallOutline Package Z48



DIMENSIONS IN INCHES MIN.  
MAX



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74FCT162244ATPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244A	Samples
74FCT162244ATPVCG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244A	Samples
74FCT162244ATPVCT	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244A	Samples
74FCT162244CTPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244C	Samples
74FCT162244CTPVCT	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244C	Samples
74FCT16244ATPVCG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244A	Samples
74FCT16244TPACTG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244	Samples
74FCT162H244ATPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162H244A	Samples
74FCT162H244CTPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162H244C	Samples
CY74FCT162244ATPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244A	Samples
CY74FCT162244CTPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244C	Samples
CY74FCT162244TPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244	Samples
CY74FCT162244TPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244	Samples
CY74FCT162244TPVCT	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT162244	Samples
CY74FCT16244ATPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244A	Samples
CY74FCT16244ATPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244A	Samples
CY74FCT16244CTPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244C	Samples
CY74FCT16244CTPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244C	Samples
CY74FCT16244TPACT	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244	Samples
CY74FCT16244TPVC	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT16244TPVCT	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT16244	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74FCT162244ATPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
74FCT162244ATPVCT	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
74FCT162244CTPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
74FCT162244CTPVCT	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
74FCT162H244ATPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CY74FCT162244TPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CY74FCT162244TPVCT	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
CY74FCT16244ATPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CY74FCT16244CTPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CY74FCT16244TPACT	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CY74FCT16244TPVCT	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74FCT162244ATPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
74FCT162244ATPVCT	SSOP	DL	48	1000	367.0	367.0	55.0
74FCT162244CTPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
74FCT162244CTPVCT	SSOP	DL	48	1000	367.0	367.0	55.0
74FCT162H244ATPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
CY74FCT162244TPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
CY74FCT162244TPVCT	SSOP	DL	48	1000	367.0	367.0	55.0
CY74FCT16244ATPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
CY74FCT16244CTPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
CY74FCT16244TPACT	TSSOP	DGG	48	2000	367.0	367.0	45.0
CY74FCT16244TPVCT	SSOP	DL	48	1000	367.0	367.0	55.0


**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
74FCT162244ATPVC4	DL	SSOP	48	25	473.7	14.24	5110	7.87
74FCT16244ATPVC4	DL	SSOP	48	25	473.7	14.24	5110	7.87
74FCT162H244CTPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87
CY74FCT162244ATPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87
CY74FCT162244CTPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87
CY74FCT162244TPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87
CY74FCT16244ATPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87
CY74FCT16244CTPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87
CY74FCT16244TPVC	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE




4040048-3/F 05/13

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
  - Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.


# PACKAGE OUTLINE

DGG0048A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4214859/B 11/2020

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGG0048A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4214859/B 11/2020


NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated