SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 6 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

These dual 4-input positive-NAND gates are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV20A devices perform the Boolean function $Y = \overline{A \bullet B \bullet C \bullet D}$ or $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ in positive logic.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

SN74LV20A D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)	
1A 1 14 V _{CC} 1B 2 13 2D NC 3 12 2C	

SN54LV20A ... J OR W PACKAGE

1D 🛛 5 1Y 🔤 6	10 2B
1Y 🛿 6	9 🛛 2A
GND 7	8 2 2 Y

SN54LV20A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 0	Tube of 50	SN74LV20AD	11/004
	SOIC – D	Reel of 2500	SN74LV20ADR	LV20A
	SOP – NS	Reel of 2000	SN74LV20ANSR	74LV20A
1000 1- 0500	SSOP – DB	Reel of 2000	SN74LV20ADBR	LV20A
–40°C to 85°C		Tube of 90	SN74LV20APW	
	TSSOP – PW	Reel of 2000	SN74LV20APWR	LV20A
		Reel of 250	SN74LV20APWT	
	TVSOP – DGV	Reel of 2000	SN74LV20ADGVR	LV20A
	CDIP – J	Tube of 25	SNJ54LV20AJ	SNJ54LV20AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV20AW	SNJ54LV20AW
	LCCC – FK	Tube of 55	SNJ54LV20AFK	SNJ54LV20AFK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

	FU	NCTION (each g	TABLE	
	INP	UTS		OUTPUT
Α	В	С	D	Y
Н	Н	Н	Н	L
L	Х	Х	Х	Н
Х	L	Х	Х	Н
Х	Х	L	Х	н
Х	Х	Х	L	Н

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1)	-0.5 V to 7 V -0.5 V to 7 V
	V_O (see Notes 1 and 2) $\ldots \ldots -0.5$ V to V_{CC} + 0.5 V
	/ _O (see Note 1)
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$.	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 3): D) package 86°C/W
D	DB package 96°C/W
D	OGV package 127°C/W
Ν	IS package
P	PW package 113°C/W
	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

			SN54L	V20A	SN74	LV20A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
.,		V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$	7	.,
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$	7	V
		V_{CC} = 4.5 V to 5.5 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$	7	
		$V_{CC} = 2 V$		0.5		0.5	
	Level level formation to a trans-	V_{CC} = 2.3 V to 2.7 V	V	CC×0.3	,	VCC × 0.3	v
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V	CC × 0.3	,	VCC × 0.3	V
			CC × 0.3	,	VCC × 0.3		
VI	Input voltage		0 0	5.5	0	5.5	V
VO	Output voltage		00	VCC	0	VCC	V
		$V_{CC} = 2 V$	A.	-50		-50	μΑ
1	Likely laws a start average	V_{CC} = 2.3 V to 2.7 V		-2		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
	Level and a device and a second	V_{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		12		12	
		V_{CC} = 2.3 V to 2.7 V		200		200	
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		100		100	ns/V
		V_{CC} = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

recommended operating conditions (see Note 4)

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54LV20A	SN74LV20A	
PARAMETER	TEST CONDITIONS	Vcc	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	2.48	V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
Max	$I_{OL} = 2 \text{ mA}$	2.3 V	0.4	0.4	V
V _{OL}	$I_{OL} = 6 \text{ mA}$	3 V	0.44	0.44	V
	I _{OL} = 12 mA	4.5 V	Q 0.55	0.55	
Ц	VI = 5.5 V or GND	0 to 5.5 V	±1	±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V	20	20	μΑ
l _{off}	$V_I \text{ or } V_O = 0 \text{ to } 5.5 \text{ V}$	0	5	5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V	1.9	1.9	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	ן = 25°C	;	SN54LV20A	SN74L	V20A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
^t pd	A, B, C, or D	Y	C _L = 15 pF		6.8*	11.6*	1* 13.5*	1	13.5	ns
^t pd	A, B, C, or D	Y	C _L = 50 pF		9.2	15.3	Q1 18.5	1	18.5	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	₄ = 25°C	;	SN54LV20A	SN74L	V20A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
^t pd	A, B, C, or D	Y	C _L = 15 pF		4.9*	6.6*	1* 8*	1	8	ns
^t pd	A, B, C, or D	Y	C _L = 50 pF		6.5	10.1	Q1 11.5	1	11.5	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	Т	₄ = 25°C	;	SN54LV2	20A	SN74L	V20A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX		MAX	MIN	MAX	UNIT
^t pd	A, B, C, or D	Y	C _L = 15 pF		3.7*	5*	P	6*	1	6	ns
^t pd	A, B, C, or D	Y	C _L = 50 pF		4.8	7	Q 1	8	1	8	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

DADAMETED	SN	74LV20	Α	
PARAMETER	MIN	TYP	MAX	UNIT
Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
Quiet output, minimum dynamic V _{OL}		0	-0.8	V
Quiet output, minimum dynamic V _{OH}		3.2		V
High-level dynamic input voltage	2.31			V
Low-level dynamic input voltage			0.99	V
	Quiet output, minimum dynamic VOL Quiet output, minimum dynamic VOH High-level dynamic input voltage	PARAMETER MIN Quiet output, maximum dynamic V _{OL} Quiet output, minimum dynamic V _{OL} Quiet output, minimum dynamic V _{OH} High-level dynamic input voltage 2.31	PARAMETER MIN TYP Quiet output, maximum dynamic V _{OL} 0.2 Quiet output, minimum dynamic V _{OL} 0 Quiet output, minimum dynamic V _{OH} 3.2 High-level dynamic input voltage 2.31	MIN TYP MAX Quiet output, maximum dynamic V _{OL} 0.2 0.8 Quiet output, minimum dynamic V _{OL} -0.8 0 Quiet output, minimum dynamic V _{OH} 3.2 -0.8 High-level dynamic input voltage 2.31 -

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

	PARAMETER	TEST CO	NDITIONS	V _{CC}	TYP	UNIT
C .	Dever dissinction conscitutes	C. 50 mF	f = 10 MHz	3.3 V	20.5	~ F
Cpd	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHZ	5 V	23.9	pF



SCES339E - SEPTEMBER 2000 - REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. tp_{I 7} and tp_{H7} are the same as t_{dis} .
- F. tp7I and tp7H are the same as t_{en} .
- G. t_{PL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV20AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV20A	Samples
SN74LV20APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples
SN74LV20APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV20A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV20ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV20ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV20ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV20ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV20APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

19-Jun-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV20ADBR	SSOP	DB	14	2000	853.0	449.0	35.0
SN74LV20ADGVR	TVSOP	DGV	14	2000	853.0	449.0	35.0
SN74LV20ADR	SOIC	D	14	2500	853.0	449.0	35.0
SN74LV20ANSR	SO	NS	14	2000	853.0	449.0	35.0
SN74LV20APWR	TSSOP	PW	14	2000	853.0	449.0	35.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated