





LP87745-Q1 SNVSC48A - OCTOBER 2021 - REVISED NOVEMBER 2022

# LP87745-Q1 Three Buck Converters and 5-V Boost for AWR and IWR Radar Sensors

#### 1 Features

- AEC-Q100 qualified with the following results:
  - Device temperature grade 1: –40°C to +125°C ambient operating temperature
- Functional safety-compliant device
  - Developed for functional safety applications
  - Documentation available to aid ISO 26262 functional safety system design up to ASIL-C/
  - Input supply overvoltage and undervoltage monitoring
  - Regulator output overvoltage and undervoltage monitorina
  - Overvoltage and undervoltage monitoring for one external rail
  - Q&A watchdog
  - Level or PWM error signal monitor (ESM)
  - BIST and CRC
- Input voltage: 3.3 V nominal (3 V to 4 V range)
- Three low-noise step-down DC/DC converters:
  - Output voltage: 0.9 V to 1.9 V, 0.8 V (BUCK3), 0.82 V (BUCK3)
  - Maximum output current: 3 A/ 3 A/ 3 A
  - Switching frequency: 4.4 MHz, 8.8 MHz, and 17.6 MHz
- 5 V boost converter
  - Maximum output current: 350 mA
- 150 mA LDO
  - Output voltage 1.8 V or 3.3 V
- Output short-circuit and overload protection
- Input overvoltage protection (OVP) and undervoltage lockout (UVLO)
- Overtemperature warning and protection
- Serial peripheral interface (SPI)

#### 2 Applications

- Short and medium range corner radar
- Long range front radar
- Ultra-short range radar
- Low ripple, low noise applications

# 3 Description


The LP87745-Q1 device is designed to meet the power management requirements of the AWR and IWR MMICs in various automotive and industrial radar applications. The device has three step-down DC/DC converters, a 5-V boost converter and a 1.8 V or 3.3 V LDO. The LDO is powered from the boost and intended for xWR I/O supply. An SPI serial interface and enable signals control the device.

step-down DC/DC converters The support programmable switching frequency of 4.4 MHz, 8.8 MHz, or 17.6 MHz. High switching frequency and low noise across wide frequency range enable LDO-free power solution with minimal or no passive filtering. This improves thermals and transient settling for the MMIC RF rails. The device forces the switching clock into PWM mode for optimal RF performance and can also be synchronized to an external clock. The device supports remote voltage sensing to compensate IR drop between the regulator output and the point-ofload (POL) which improves the accuracy of the output voltage.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
LP87745-Q1	VQFN-HR (28)	4.50 mm × 5.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application



# **Table of Contents**

1 Features1	7.2 Receiving Notification of Documentation Updates6
2 Applications1	7.3 Support Resources6
3 Description1	
4 Revision History2	
5 Description (continued)3	7.6 Glossary6
6 Pin Configuration and Functions4	
7 Device and Documentation Support6	
7.1 Documentation Support6	

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Revision \* (October 2021) to Revision A (November 2022)Page• Changed the document status from Advance Information to Production Data1



# 5 Description (continued)

The LP87745-Q1 device supports programmable start-up and shutdown delays and sequences which are synchronized to the ENABLE signal. The sequences can also include GPO signals to control external regulators, load switches, and processor reset. The default settings for the device are programmed into nonvolatile memory (NVM). The device controls the output slew rate to minimize output voltage overshoot and in-rush current during device start-up.



# **6 Pin Configuration and Functions**




Figure 6-1. RXV Package, 28-Pin VQFN-HR (Top View)

Table 6-1. Pin Functions

	PIN		TYPE	DESCRIPTION	CONNECTION	
NO.	NAME	I/O	ITPE	DESCRIPTION	IF NOT USED	
1	SCK_SPI	I	Digital	Clock signal for SPI interface.	Ground	
2	SDO_SPI	0	Digital	Output data signal for SPI interface.	Floating	
3	FB_B1	_	Analog	Output voltage feedback (positive) for BUCK1.	Ground	
4	CS_SPI/	I	Digital	Primary function: Chip select signal for SPI interface.	VCCA	
4	WD_DIS	I	Digital	Alternative programmable function: Watchdog Disable Input.	Not applicable	
5	AGND	_	Ground	Ground.	Ground	
6	NRSTOUT	0	Digital	Reset output.	Floating	
7	nINT	0	Digital	Interrupt output and CAN PHY control or both.	Floating	
8	SDI_SPI	I	Digital	Input data signal for SPI interface.	Ground	
9	VIO_LDO	_	Analog	IO supply from the internal LDO or from external source. LDO enabled: regulator filter node. LDO disabled: input for connecting to an external IO supply source, with input filtering capacitor placed.	Not applicable	
10	VOUT_BST	_	Analog	BOOST enabled: BOOST output (internally connected as VIO_LDO input). BOOST disabled and VIO_LDO disabled: short with VIO_LDO. BOOST disabled and VIO_LDO enabled: input for connecting to an external supply used as VIO_LDO input.	External supply	
11	SW_BST	_	Analog	When BOOST enabled: BOOST input. When BOOST disabled: short with VOUT_BST.	VOUT_BST	

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### www.ti.com

## **Table 6-1. Pin Functions (continued)**

	PIN		TVDE	DECORPORION	CONNECTION
NO.	NAME	I/O	TYPE	DESCRIPTION	IF NOT USED
12	PGND_B3BS T	_	Ground	Power ground for BUCK3 and BOOST.	Ground
13	PVIN_B3	_	Power	Power input for BUCK3. The separate power pins PVIN_Bxx are not connected together internally – PVIN_Bxx and VCCA pins must be connected together in the application and be locally bypassed.	System supply
14	SW_B3	_	Analog	BUCK3 switch node.	Floating
15	ENABLE	I	Digital	Programmable ENABLE signal.	Not applicable
		1	Digital	Primary function: System MCU Error Monitoring Input.	Ground
16	nERR/GPO2	0	Digital	Alternative programmable function: General Purpose Output signal (GPO2).	Floating
		0	Digital	Alternative programmable function: Fault Communication Output signal (FAULT2).	Floating
17	FB_B3	_	Analog	Output voltage feedback (positive) for BUCK3.	Ground
18	VOUT_VLDO	_	Power	LDO regulator filter node. LDO is used for internal purposes. No external load allowed.	-
19	AGND	_	Ground	Ground.	Ground
20	VCCA	_	Power	Supply voltage for internal LDO. VCCA and PVIN_Bxx pins must be connected together in the application and be locally bypassed.	System supply
21	FB_B2	_	Analog	Output voltage feedback (positive) for BUCK2.	Ground
	VMON1/ GPO1	_	Analog	Voltage monitoring input.	Ground
22		0	Digital	Alternative programmable function: General Purpose Output signal (GPO1).	Floating
22		0	Digital	Alternative programmable function: Fault Communication Output signal (FAULT1).	Floating
		0	Digital	Alternative programmable function: CAN PHY control (CAN_DIS).	Floating
23	SYNCCLKIN	I	Digital	External clock input.	Ground
24	SW_B2	_	Analog	BUCK2 switch node.	Floating
25	PVIN_B2	_	Power	Power input for BUCK2. The separate power pins PVIN_Bxx are not connected together internally – PVIN_Bxx and VCCA pins must be connected together in the application and be locally bypassed.	System supply
26	PGND_B12	_	Ground	Power ground for BUCK1 and BUCK2.	Ground
27	PVIN_B1	_	Power	Power input for BUCK1. The separate power pins PVIN_Bxx are not connected together internally – PVIN_Bxx and VCCA pins must be connected together in the application and be locally bypassed.	System supply
28	SW_B1	_	Analog	BUCK1 switch node.	Floating



## 7 Device and Documentation Support

# 7.1 Documentation Support

# 7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 7.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 7.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 7.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LP87745-Q1



## 8.1 Packaging Option Addendum

**Packaging Information** 

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish <sup>(4)</sup>	MSL Peak Temp (3)	Op Temp (°C)	Device Marking <sup>(5) (6)</sup>
LP877451A1RXVRQ1	ACTIVE	VQFN-HR	RXV	28	3000	Green (RoHS & no Sb/Br)	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	LP8774 51A1-Q1

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




# 8.2 Tape and Reel Information



# **TAPE DIMENSIONS** Ф Ф

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
	•

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP877451A1RXVRQ1	VQFN-HR	RXV	28	3000	330	12.4	4.80	5.30	1.10	8.0	12.0	Q1

Product Folder Links: LP87745-Q1

Submit Document Feedback





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP877451A1RXVRQ1	VQFN-HR	RXV	28	3000	367	367	38




## **PACKAGE OUTLINE**

# RXV0028A

# **VQFN-HR - 1 mm max height**

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




#### **EXAMPLE BOARD LAYOUT**

# **RXV0028A**

# VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






# **EXAMPLE STENCIL DESIGN**

# RXV0028A

# VQFN-HR - 1 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated



## **PACKAGE OUTLINE**

# **RXV0028B**

# VQFN-HR - 1 mm max height



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.






# **EXAMPLE BOARD LAYOUT**

# **RXV0028B**

# **VQFN-HR - 1 mm max height**

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




Submit Document Feedback



# **EXAMPLE STENCIL DESIGN**

# **RXV0028B**

## VQFN-HR - 1 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated