

Single AA/AAA Cell Step-up/Step-Down Regulators with Battery Monitoring

Features

- V_{IN} Range from 0.85V to 1.6V
- V_{OUT1} (step-up) Adjustable from 1.8V to 3.3V
- V_{OUT2} (step-down) Adjustable from 1.0V to V_{OUT1} • V_{OUT1} /400 mW and V_{OUT2} /30 mA from a
- Single Cell
 Minimizes Switching Noise in the Audio Band
- Step-up Regulator with Output Disconnect in
- Shutdown
- V_{OUT1}, Above 90% Efficiency for 5 mA to 200 mA
- Anti-Ringing Control Circuit to Minimize EMI
- Turn-On Inrush Current-Limiting and Soft Start
- Automatic Output Discharge
- Low-Battery Indicator
- Power Good (PG) Output
- Low Output Ripple < 10 mV
- Short-Circuit and Thermal Protection
- 14-Pin, 2.5 mm x 2.5 mm x 0.55 mm Thin QFN (TQFN) Package
- -40°C to +125°C Junction Temperature Range

Applications

- Audio Headsets
- · Portable Applications

General Description

The MIC23099 is a high-efficiency, low-noise, dual output, integrated power management solution for single-cell alkaline or NiMH battery applications. The synchronous boost output voltage (V_{OUT1}) is enabled first and is powered from the battery. Next, the synchronous buck output (V_{OUT2}), which is powered from the boost output voltage, is enabled. This configuration allows V_{OUT2} to be independent of battery voltage, thereby allowing the buck output voltage.

To minimize switching artifacts in the audio band, both the converters are designed to operate with a minimum switching frequency of 80 kHz for the buck and 100 kHz for the boost. The high-current boost has a maximum switching frequency of 1 MHz, minimizing the solution footprint.

The MIC23099 incorporates both battery management functions and Fault protection. The low-battery level is indicated by an external LED connected to the LED pin. In addition, a supervisory circuit monitors each output and asserts a Power Good (PG) signal when the sequencing is done or deasserted when a Fault condition occurs.

Data sheets and other support documentation can be found on the Microchip web site at: www.microchip.com.

Package Type



Typical Application Schematic



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Supply Voltage (V _{IN})	-0.3V to +6.0V
Switch Voltage (V _{SW1})	0.3V to +6.0V
Switch Voltage (V _{SW2})	-0.8V to +6.0V
Enable Voltage (V _{EN})	-0.3V to V _{IN}
Feedback Voltage (V _{FB})	-0.3V to +6.0V
LED Output (V _{LED})	-0.3V to +6.0V
Power Good (V _{PG})	-0.3V to +6.0V
AGND to PGND1, PGND2	0.3V to +0.3V
Ambient Storage Temperature (T _S)	65°C to +150°C
ESD HBM Rating ⁽¹⁾	
ESD MM Rating	

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD-sensitive. Handling precautions are recommended. Human body model, 1.5 k Ω in series with 100 pF.

Operating Ratings⁽¹⁾

Input Voltage after Start-up (V _{IN})	+0.875V to +1.6V
Enable Voltage (V _{EN})	0V to V _{IN}
LED Output (V _{LED})	0V to V _{OUT1}
Output Voltage Range (V _{OUT1})	+1.8V to +3.3V
Output Voltage Range (V _{OUT2})	+1.0V to V _{OUT1}
Junction Temperature (T _J) ⁽²⁾	40°C to +125°C
Junction Thermal Resistance	
2.5 mm x 2.5 mm Thin QFN-14 (θ_{JA})	+70°C/W
2.5 mm x 2.5 mm Thin QFN-14 (θ_{JC})	+25°C/W

Note 1: The device is not ensured to function outside the operating range.

2: The maximum allowable power dissipation is a function of the maximum junction temperature $(T_{J(MAX)})$, the junction-to-ambient thermal resistance (θ_{JA}) and the ambient temperature (T_A) . The maximum allowable power dissipation will result in excessive die temperature and the regulator will go into thermal shutdown.

Symbol	Parameter Min. Typ. Max. Units Test Conditions			Test Conditions		
Input Supply ((V _{IN})		1	1	<u> </u>	
V _{START(MIN)}	Minimum Start-up Voltage	—	0.75	0.9	V	V_{IN} rising, $R_{LOAD} \ge 500\Omega$, I_{OUT2} = 0 mA
	Quiescent Current – PFM	—	200	270	μA	I_{OUT1} , I_{OUT2} = 0 mA (switching, closed loop), measured at V_{IN} with LED pin open
IQ_PFM	Mode	_	12.6	—	mA	I _{OUT1} = 2 mA, I _{OUT2} = 10 mA (switching, closed loop), measured at V _{IN}
I _{SHDN}			V_{EN} = 0V, V_{IN} = 1.6V, measured at V_{IN}			
Enable Input (EN)		•			•
EN _{HIGH}	EN Logic Level High to Start-up	0.8	0.58	—	V	V _{EN} rising, regulator enabled
EN _{LOW}	EN Logic Level Low	_	0.5	0.2	V	V _{EN} falling, regulator shutdown
I _{ENBIAS}	EN Bias Current	—	0.3	1	μA	V _{EN} = 0V (regulator shutdown)
R _{EN_PD}	EN Pull-Down Resistance	3.0	4.0	5.0	MΩ	I _{EN} = 0.5 μA into pin
Solution Effic	iency					•
	0	-	88	_	%	$V_{IN} = 1.25V, V_{OUT1} = 1.8V,$ $V_{OUT2} = 1.0V, P_{OUT1} = 8 \text{ mW},$ $P_{OUT2} = 20 \text{ mW}$
	System Efficiency	_	92	_	70	$V_{IN} = 1.25V, V_{OUT1} = 1.8V,$ $V_{OUT2} = 1.0V, P_{OUT1} = 80 \text{ mW},$ $P_{OUT2} = 20 \text{ mW}$

TABLE 1-1: ELECTRICAL CHARACTERISTICS⁽¹⁾

Note 1: Specifications are for packaged product only.

TABLE 1-1: ELECTRICAL CHARACTERISTICS⁽¹⁾ (CONTINUED)

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
		Fault	Conditior	is			
VIN and VOUT1.	V _{OUT2} Fault Conditions						
V _{VIN_OFF}	V _{IN} Turn-Off Threshold Voltage	0.825	0.85	0.875	V	V _{IN} falling, after start-up	
V _{PG_DLY(DEG)}	PG Deglitch Delay, V _{IN} Fault	120	—	180	ms	V _{IN} falling below 0.85V to V _{PG} = Low	
V _{PG_DLY(DEG)}	PG Deglitch Delay, V _{OUT1} , V _{OUT2} Fault	60	—	120	ms	V _{OUT1} or V _{OUT2} falling below 90% of target value to V _{PG} = Low	
T _{COFF_DLY}	Cool-Off Delay Time	750	1300	2250	ms	V_{PG} = Low to V_{OUT1} enabled, C_{OUT1} = 47 µF, C_{OUT2} = 10 µF	
	Hiccup Cycles before Latch-Off	_	15	_	Cycles	Counts cool-off cycles	
R _{OUT1_DCHG}	OUT1 Active Discharge Resistance	—	500	700	Ω	V _{EN} = 0V	
R _{OUT2_DCHG}	OUT2 Active Discharge Resistance	—	500	700	Ω	V _{EN} = 0V	
Power Good O	utput (PG)						
	PG Threshold Voltage	90	92.5	95	%V _{REF1}	V _{REF1} rising or falling	
V _{PG_TH}	TO Threshold voltage	90	92.5	95	$%V_{REF2}$	V _{REF2} rising or falling	
V _{PG_LOW}	PG Output Low Voltage	_	0.1	0.5	V	I_{PG} = 1 mA (sinking), V_{EN} = 0V	
I _{PG_LEAK}	PG Leakage Current	-1	0.01	1	μA	V _{PG} = 1.8V, V _{EN} = 1.8V	
t _{PG_DLY}	PG Turn-On Delay	10		50	ms		
LED Low-Batte	ry Indicator Output (LED)			•	•		
V _{LBVD}	Low-Battery Threshold	1.15	1.2	1.25	V	V _{IN} falling	
L _{B_HYST}	Low-Battery Hysteresis			31	mV	V _{IN} rising	
LEDFLASH	LED Flash Frequency	0.125	0.25	0.5	Hz	V _{IN} = 1.15V, V _{EN} = 1.15V	
D _{LEDFLASH}	LED Flash Duty Cycle	22.5	25	27.5	%	V _{IN} = 1.15V, V _{EN} = 1.15V	
ILK_LED	LED Output Leakage Current	—	0.01	1	μA	V _{LED} = 4.0V, V _{EN} = 0V	
R _{LED(ON)}	LED Switch-On Resistance			25	Ω	V _{IN} = V _{EN} = 1.25V, I _{LED} = 1.0 mA	
Thermal Protect	ction						
T _{SHD}	Thermal Shutdown	_	150	_	°C	T _J rising	
T _{SHD_HYST}	Thermal Hysteresis	_	20		0°	Temperature decreasing	

Note 1: Specifications are for packaged product only.

TABLE 1-1:	ELECTRICAL CHARACTERISTICS ⁽¹⁾ (CONTINUED)
------------	---

L_{OUT2} = 4.7 µH; C_{OUT1} = 47 µF; C_{OUT2} = 10 µF; T_A = +25°C. Boldface values indicate -40°C \leq T _J \leq +125°CSymbolParameterMin.Typ.Max.UnitsTest Condition						Test Conditions	
Symbol	Farailleter		Тур.	IVIAX.	Units	Test Conditions	
			Boost				
Boost Reference		1	1	1	1		
V _{FB}	Feedback Regulation Voltage	0.579	0.6	0.621	V	V _{IN} = 0.9V to 1.5V, PWM mode	
I _{FB_BIAS}	FB Bias Current	—	1	500	nA	V _{FB1} = 0.6V	
T _{SS_BOOST}	Soft Start Time		5	—	ms	V_{OUT1} : 10% to 90% of target value, R _{LOAD} = 500Ω; C _{OUT1} = 47 μF	
Boost Internal M	IOSFETs						
R _{HS}	High-Side On Resistance		200		mΩ	I _{SW1} = 100 mA, V _{IN} = 1.25V	
R _{LS}	Low-Side On Resistance	—	140	—	mΩ	I _{SW1} = 100 mA, V _{IN} = 1.25V	
I _{SW1_LEAK}	Leakage Current into SW1	—	0.01	2	μA	$V_{SW} = 4.0V, V_{OUT1} = 0V, V_{EN} = 0V, V_{IN} = 4.0V$	
R _{AR_BOOST}	Anti-Ringing Resistance	—	80	140	Ω		
Boost Switching	Frequency	•		•			
f _{SW}	Switching Frequency	0.9	1.0	1.1	MHz	PWM mode	
f _{SW(MIN)_} BOOST	Minimum Switching Frequency ⁽²⁾	100	_	—	kHz	P _{OUT1} = 20 mW (PFM mode)	
D _{MIN_BOOST}	Minimum Duty Cycle	_	15	—	%	V _{FB1} = 0.7V	
D _{MAX BOOST}	Maximum Duty Cycle		85	_	%	V _{FB1} = 0.5V	
Boost Current L	imit		1		1		
IOUT(MAX) BOOST	Maximum Output Power		450	_	mW	V _{OUT1} > 1.8V, I _{OUT2} = 0 mA	
I _{LIM_NMOS}	Current-Limit Threshold (NMOS)	1.0	1.5	2.0	A	V _{FB1} = 0.5V	
I _{LIM_PMOS}	Current-Limit Threshold (PMOS)	1.5	2.5	3.0	A	V _{FB1} = 0.5V	
ILIM_LINEAR(PMOS)	Linear Mode Current Limit (PMOS)	56	80	180	mA	V _{IN} = 1.25V, V _{OUT1} = 0V	
Boost Power Su	pply Rejection	•		•			
			50	—		ΔV_{IN} = 200 mVp-p, f = 217 Hz, I _{OUT1} = PFM	
	PSRR (ΔV _{IN} /ΔV _{OUT1})	—	50	—	dB	ΔV_{IN} = 200 mVp-p, f = 1.0 kHz, I _{OUT1} = PFM	
		_	42	—		ΔV_{IN} = 200 mVp-p, f = 20 kHz, I _{OUT1} = PFM	

Note 1: Specifications are for packaged product only.

TABLE 1-1: ELECTRICAL CHARACTERISTICS⁽¹⁾ (CONTINUED)

	ications: unless otherwise spec $C_{OUT1} = 47 \ \mu\text{F}; C_{OUT2} = 10 \ \mu\text{F}$	ified, V _{IN} =	V _{EN} = +1.2		, = +1.8V;	V_{OUT2} = +1.0V; L_{OUT1} = 6.8 µH; = -40°C ≤ T ₁ ≤ +125°C.	
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
	•		Buck		•	•	
Buck Reference	e (FB2)						
V _{FB2}	Feedback Regulation Voltage	0.579	0.6	0.621	V	V _{OUT1} = 1.8V to 3.3V, I _{OUT2} = 6 mA to 30 mA (±3.5%)	
I _{FB2_BIAS}	FB Bias Current	—	1	500	nA	V _{FB2} =0.6V	
t _{SS}	Soft Start Time	—	0.1	—	ms	V_{OUT2} : 10% to 90% of target value, I _{OUT2} = 0 mA, C _{OUT2} = 10 µF	
Buck Internal M	OSFETs						
R _{HS_BUCK}	High-Side On Resistance	—	560	—	mΩ	I _{SW2} = 100 mA, V _{OUT1} = 1.8V	
R _{LS_BUCK}	Low-Side On Resistance	_	380	—	mΩ	I _{SW2} = 100 mA, V _{OUT1} = 1.8V	
I _{SW2LK_IN}	Leakage Current into SW2	—	0.01	2	μA	V _{OUT1} = 3.3V, V _{SW2} = 3.3V, V _{EN} = 0V, V _{OUT2} = 3.3V	
I _{SW2LK_OUT}	Leakage Current out of SW2	—	0.01	0.5	μA	V _{OUT1} = 3.3V, V _{SW2} = 0V, V _{EN} = 0V, V _{OUT2} = 0V	
R _{AR_BUCK}	BUCK Anti-Ringing Resistance		80	140	W		
Buck Switching	Frequency						
f _{SW(MIN)_BUCK}	Minimum Switching Frequency ⁽²⁾	80	-	—	kHz	P _{OUT2} = 8 mW (PFM mode)	
D _{MAX_BUCK}	Maximum Duty Cycle	_	100	—	%	V _{FB2} = 0.5V	
Buck Current Li	imit				•	•	
I _{OUT(MAX)_BUCK}	Maximum Output Current	—	30	—	mA		
I _{LIM_PMOS}	Current-Limit Threshold (PMOS)	—	80	120	mA	V _{FB2} = 0.5V	
Buck Power Su	pply Rejection		•	•	•	•	
		—	50	—		∆V _{OUT1} = 200 mVp-p, f = 217 Hz, I _{OUT2} = 10 mA	
	PSRR (ΔV _{OUT1} /ΔV _{OUT2})	—	50	_	dB	∆V _{OUT1} = 200 mVp-p, f = 1.0 kHz, I _{OUT2} = 10 mA	
		—	42	—		∆V _{OUT1} = 200 mVp-p, f = 20 kHz, l _{OUT2} = 10 mA	

Note 1: Specifications are for packaged product only.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



FIGURE 2-1: Efficiency ($V_{IN} = 1.25V$) vs. Output Current.



FIGURE 2-2: Buck Efficiency ($V_{IN} = 1.8V$) vs. Output Current.



FIGURE 2-4: Buck Load Regulation vs. Output Current.



Temperature.

Boost Feedback Voltage vs.









FIGURE 2-8: V_{IN} Quiescent Current (Switching) vs. Input Voltage.





FIGURE 2-10: Enable Threshold vs. Input Voltage.



FIGURE 2-11: V_{IN} Quiescent Current (Switching) vs. Temperature.



Current vs. Temperature.







FIGURE 2-14: Temperature.



Temperature.



FIGURE 2-16: Boost Switching Frequency (PWM) vs. Temperature.



FIGURE 2-17: LED Flash Duty Cycle vs. Input Voltage.





Temperature.



FIGURE 2-20: Input Voltage.



Temperature.



FIGURE 2-22: Temperature.

V_{IN} Fault Delay vs.







FIGURE 2-23: V_{OUT1} Fault Delay vs. Temperature.



Temperature.



Temperature.



vs. Output Current.



vs. Output Current.

















FIGURE 2-35: LED Flash Frequency and Duty Cycle.









Hiccup Cycles – V_{IN} Fault.



FIGURE 2-39:

Cool-Off Delay - V_{IN} Fault.



FIGURE 2-40: Power-up into Short Circuit – V_{OUT1}.



FIGURE 2-41: Boost Output Current Limit – V_{OUT1}.



FIGURE 2-42: Boost Switching Waveforms – 200 mA.



FIGURE 2-43: Boost Switching Waveforms – 10 mA.



FIGURE 2-44: Buck Switching Waveforms – 30 mA.



8 mA.



FIGURE 2-46: Boost Transient Response.



FIGURE 2-47: Buck

Buck Transient Response.

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Pin Number	Pin Name	Pin Function
1	PGND1	Power Ground 1: The Power Ground for the synchronous boost DC/DC converter power stage.
2	V _{IN}	Battery Voltage Supply (Input): The internal circuitry operates from the battery voltage during start-up. Once V _{OUT1} exceeds V _{IN} , the bias current comes from V _{OUT1} . The start-up sequence is initiated once the battery voltage is above 0.9V. The boost output (V _{OUT1}) is powered up first, then the buck output (V _{OUT2}) follows. If the battery voltage falls below 0.85V for more than 15 cool-off cycles, both outputs are simultaneously turned off and an internal resistor discharges the output capacitors to 0V.
3	FB1	Feedback 1 (Input): Connect a resistor divider network to this pin to set the output voltage for the synchronous boost regulator. Resistors should be selected based on a nominal V_{FB1} = 0.6V.
4	NC	No Connect Pin (NC): Leave open, do not connect to ground.
5	PG	Power Good (Output): This is an open-drain, active-high output. When V_{IN} , V_{FB1} or V_{FB2} is below its nominal voltage, the Power Good output gets pulled low after a deglitch period. The PG pin will be pulled low without delay when the enable is set low.
6	EN	Enable (Input): A logic level control of both outputs. The EN pin is CMOS-compatible. Logic high = enable, logic low = shutdown. In the OFF state, the supply current of the device is greatly reduced (typically 1 μ A). When the EN pin goes high, the start-up sequence is initiated. The boost output (V _{OUT1}) is powered up first, then the buck output (V _{OUT2}) follows. When EN goes low, both outputs are immediately turned off and the boost output (V _{OUT1}) is completely disconnected from the input voltage. Then, both converters' output capacitors are discharged to ground through an internal pull-down circuit. The EN pin has a 4 M Ω resistance to AGND.
7	LED	LED (Output): This is an open-drain output that is used for a low-battery indicator. Under normal conditions, the LED is always on. If the battery voltage is between 1.2V to 0.85V, the external LED will blink with a duty cycle of 25% at 0.25 Hz. The LED will be off if the battery voltage falls below 0.85V for more than 15 cool-off cycles or the EN pin is low.
8	AGND	Analog Ground: The Analog Ground for both regulator control loops.
9	FB2	Feedback 2 (Input): Connect a resistor divider network to this pin to set the output voltage for the synchronous buck regulator. Resistors should be selected based on a nominal V_{FB2} = 0.6V.
10	OUT2	Output Voltage 2 (Input): If the EN pin is low or the Power Good output is pulled low, an internal resistor discharges the V_{OUT2} output capacitance to 0V. Also, if the inductor current falls to zero, an internal anti-ringing switch is connected between the SW2 and OUT2 pins to minimize the Switch node ringing.
11	PGND2	Power Ground 2: The Power Ground for the synchronous buck DC/DC converter power stage.
12	SW2	Switch Pin 2 (Input): Inductor connection for the synchronous step-down regulator. Connect the inductor between V_{OUT2} and the SW2 pin. Due to the high-speed switching on this pin, the SW2 pin should be routed away from sensitive nodes, and trace length should be kept as short and wide as possible to reduce EMI. If the inductor current falls to zero or EN is low, then an internal anti-ringing switch is connected between the SW2 and V_{OUT2} pins to minimize the switch node ringing.
13	OUT1	Output 1 (Output): Output of the synchronous boost regulator and is the bias supply once V_{OUT1} is greater than V_{IN} . The boost output also serves as the supply input for the buck converter (V_{OUT2}). If the EN pin is low or the Power Good output is pulled low, an internal resistor discharges the V_{OUT1} output capacitance to 0V.
14	SW1	Switch Pin 1 (Input): Inductor connection for the synchronous boost regulator. Connect the inductor between V _{IN} and SW1. Due to the high-speed switching on this pin, the SW1 pin should be routed away from sensitive nodes, and trace length should be kept as short and wide as possible to reduce EMI. If the inductor current falls to zero, an internal anti-ringing switch is connected between the SW1 and V _{IN} pins to minimize the switch node ringing.
EP	GND	Exposed Pad (Power): Must make a full connection to a GND plane.

TABLE 3-1: PIN FUNCTION TABLE

4.0 APPLICATION INFORMATION

4.1 Overview

The MIC23099 is a dual output voltage, power management IC (PMIC) that has excellent light load efficiency, which operates from a single cell battery. The PMIC has a synchronous boost regulator, a synchronous buck regulator, inrush current limiting, Fault detection, a low-battery monitor and warning circuitry. The synchronous boost output voltage (V_{OUT1}) is enabled first and is powered from the battery. Next, the synchronous buck output (V_{OUT2}), which is powered from the boost output voltage, is enabled. This configuration allows V_{OUT2} to be independent of the battery voltage, thereby allowing the buck output voltage.

The boost regulator is a Current mode PWM design that incorporates a high-efficiency PFM Light Load mode, while the buck operates in PFM mode with constant peak current control. The boost employs adaptive pulse-width control that minimizes output ripple and avoids output ripple chatter commonly found in conventional micropower boost regulators. In addition, the MIC23099 incorporates a frequency control scheme that minimizes switching noise in the audio band.

The MIC23099 has an integrated low-battery monitor function. The low-battery level is indicated by an external LED connected to the LED pin. The LED is on when the battery voltage is above the 1.2V threshold and flashes when the battery voltage falls below the threshold. In addition, a supervisor circuit monitors each output and asserts a Power Good signal when the sequencing is done or the Power Good output is pulled low when a Fault condition occurs.

4.2 Boost Regulator

The high-efficiency, micropower synchronous boost regulator operates from one alkaline or NiMH battery. It offers true output disconnect to achieve a shutdown quiescent current of less than 1.0 μA , extending battery life.

The boost regulator achieves high efficiency over a wide output current range by operating in either PWM or PFM mode. PFM mode provides the best efficiency at light loads and PWM mode at heavy loads. The operating mode is automatically selected according to output load conditions. In PWM mode, the switching frequency is 1.0 MHz, minimizing the solution footprint.

The Current mode PWM design is internally compensated, simplifying the design. Current mode provides excellent line and load regulation, as well as cycle-by-cycle current limiting.

Also, an inrush current-limiting feature is provided to reduce the inrush current, which minimizes the voltage droop on the battery when the device is turned on.

4.3 Buck Regulator

The buck converter is designed to operate in PFM mode with constant peak current control. When the buck regulator high-side switch turns on, the inductor current starts to rise. When the inductor current hits the current-limit threshold, an RS flip-flop is reset, turning off the high-side switch and turning on the low-side synchronous switch. The low-side switch will remain on until the inductor current falls to zero; at which time, it is turned off. Both switches will remain off until the cycle repeats itself when the buck feedback voltage falls below the internal 0.6V reference and the internal comparator sets the RS flip-flop Q output high.

4.4 Low-Battery Voltage Monitoring

The internal low input voltage monitor determines when the input voltage is below the internally set 1.2V (typical) threshold. When the input voltage falls below the internally set threshold, the external LED connected to the LED pin begins to blink at a frequency of 0.25 Hz with a duty cycle of 25%. The low input voltage threshold of 1.2V has a \pm 50 mV variation.

4.5 Anti-Ringing Control

Both the buck and boost converters have an anti-ringing control circuit that minimizes the ringing on the Switching node caused by the inductor, and the parasitic capacitance of the Switch node when the synchronous MOSFET turns off. When the inductor current falls to zero, an internal anti-ringing switch is connected across the inductor. This temporarily shorts the inductor and eliminates the ringing on the Switch node.

4.6 True Micropower Shutdown

This shutdown feature disconnects the boost output from the battery. This feature eliminates power draw from the battery through the synchronous switch during shutdown. In conventional boost regulators, there is a catch diode that provides a current path from the battery, through the inductor, to the output of the boost regulator that can draw current even when the regulator is shut down.

4.7 Power-up Sequencing

When the Enable pin (EN) voltage rises above the enable threshold voltage, the MIC23099 enters its start-up sequence. Initially, the boost converter high-side PMOS switch operates in Linear mode and emulates a current-limited switch until the Output Voltage, V_{OUT1} , reaches V_{IN} . Then, a fixed duty cycle clock controls the boost converter until V_{OUT1} reaches 1.6V. When V_{OUT1} is greater than 1.6V, the boost PFM control circuitry takes over until the output reaches its regulated voltage value.

When V_{OUT1} reaches 92.5% of its nominal value, V_{OUT2} is enabled. The Power Good output goes high, 10 ms to 50 ms, after V_{OUT2} reaches the programmed value. Figure 4-1 waveforms detail the circuits' operation.



FIGURE 4-1: Power-up Sequencing.

4.8 Power Good (PG)

The Power Good (PG) circuitry monitors the battery voltage and Feedback pin voltage of the boost and buck regulators. The PG pin output goes logic high when the FB1 and FB2 pin voltages are both greater than 92.5% (typical) of the internal reference voltage, and the input voltage is greater than 0.85V (typical). To minimize false triggering, the Power Good output has both a turn-on delay and a falling deglitch delay.

4.9 Boost Switching Frequency

To reduce switching artifacts in the audio band, the buck and boost regulators' switching frequency is controlled to minimize overlap. Figure 4-2 shows the boost switching frequency versus the output load current and Figure 4-3 shows the buck switching frequency versus the output load current.

The boost regulator operates in either PWM or PFM mode. To avoid PWM to PFM chatter, the PWM entry and exit points are not the same. When in PFM mode, the output current needs to reach 90 mA to enter into PWM mode and exits at 30 mA. The boost switching frequency is greater than 100 kHz, with loads greater than 20 mW.



FIGURE 4-2: Boost Switching Frequency vs. Output Current.

4.10 Buck Switching Frequency

The buck converter is designed to operate in PFM mode only. It has peak current control, which turns off the high-side switch when the inductor current hits the current-limit threshold. The cycle repeats itself when the output voltage falls below its regulated value. As a result, the switching frequency varies linearly with output current, as shown in Figure 4-3. The buck switching frequency is greater than 80 kHz with loads greater than 8 mW.



FIGURE 4-3: Buck Switching Frequency vs. Output Current.

4.11 Low-Battery Detection and Output Latch-Off

Figure 4-4 shows the low-battery power cycling operation. If the battery voltage (V_{IN}) drops below 0.85V for more than 100 ms to 150 ms, the PG deasserts (goes low) and outputs, V_{OUT1} and V_{OUT2}, are disabled. Then, the 500 Ω active discharge resistors are enabled and discharge V_{OUT1} and V_{OUT2} to ground. Finally, the MIC23099 enters a cool-off or Sleep period. After a cool-off period of about 1.3 seconds, if the battery voltage is above the 0.85V threshold, then the outputs will power up again. This cycle repeats itself until the end of the 15th cycle, when both outputs are latched off for the last time.

The outputs can be turned back on by recycling the input power or by toggling the Enable pin. If the battery voltage is still low, the MIC23099 will turn itself off again after 15 power-up cycles.



FIGURE 4-4: Low-Battery Power Cycling.

4.12 Output Fault and Power Cycling

If either the V_{OUT1} or V_{OUT2} output is out of tolerance for longer than the Power Good deglitch delay of between 60 ms to 120 ms, both outputs are disabled. The power-down procedure is the same as the low-battery Fault detection, as shown in Figure 4-5. The outputs can be turned back on by recycling the input power or by toggling the Enable pin. The latch-off feature eliminates the thermal stress on the MIC23099 and the external inductors during a Fault event.



4.13 Boost Short-Circuit Protection

The low-side current limit protects the IC from transient overload conditions, but not from a direct short to ground. The high-side MOSFET current limit provides the protection from a short to ground. In this Fault condition, the high-side PMOS switch operates in Linear mode and limits the current to approximately 80 mA. If the short-circuit condition lasts for more than 30 ms, the PMOS switch is latched off, as shown in Figure 4-6. The outputs are not re-enabled until the input power is recycled or the Enable pin is toggled.



FIGURE 4-6: Power-up into Short Circuit.

4.14 Boost Overcurrent Protection

The boost converter has current-limit protection on both the high-side and low-side MOSFETs. The low-side MOSFET provides cycle-by-cycle current limiting. When the peak switch current exceeds the NMOS current-limit threshold, the low-side switch is immediately turned off and the high-side switch is turned on. Peak switch current is limited to approximately 1.5A. The low-side switch is allowed to turn on again on the next clock cycle. If the overload condition lasts more than 60 ms to 120 ms, both outputs are disabled and the IC enters its Power Cycling mode.

5.0 COMPONENT SELECTION

5.1 Resistors

An external resistive divider network (R1 and R2), with its center tap connected to the Feedback pin, sets the output voltage for each regulator. R1 is the top resistor and R2 is the bottom resistor in the divider string. The resistor values for the desired output voltage are calculated as illustrated in Equation 5-1. Large resistor values are recommended to reduce light load operating current and improve efficiency. The recommended resistor value for R1 should be around: $R_{top} \approx 150 \text{ k}\Omega$.

EQUATION 5-1: CALCULATING RESISTOR VALUES FOR THE OUTPUT VOLTAGE

R _{top}
$R_{bot} = \overline{\left(\frac{V_{OUT}}{Q_{OUT}} - 1\right)}$
(0.6V)

EXAMPLE 5-1:

$V_{OUT1} = 1.8V$	
$V_{OUT2} = 1.0V$	
$R1 = 150 \text{ k}\Omega$	
$R2 = 75 \text{ k}\Omega$	
$R3 = 150 \text{ k}\Omega$	
$R4 = 220 \text{ k}\Omega$	

EXAMPLE 5-2:

$V_{OUT1} = 3.3V$	
$V_{OUT2} = 1.8V$	
$R1 = 150 \text{ k}\Omega$	
$R2 = 33 \text{ k}\Omega$	
$R3 = 150 \text{ k}\Omega$	
$R4 = 75 \text{ k}\Omega$	

In the case of the boost converter, Equation 5-1 sets the output voltage to its PWM value, as shown in Figure 5-1. The no load PFM output voltage is 2% higher than the PWM value. This higher PFM output voltage value is necessary to prevent PFM to PWM mode skipping, which can introduce noise into the audio band.



Figure 5-2 shows the buck load regulation.



5.2 Inductor

Inductor selection is a balance between efficiency, cost, size, switching frequency and rated current. For most applications, inductors in the range 4.7 μ H to 6.8 μ H are recommended. Larger inductance values reduce the peak-to-peak ripple current, thereby reducing both the DC losses and AC losses for better efficiency. The inductor's DC Resistance (DCR) also plays an important role. Since the majority of the input current (minus the MIC23099 operating current) is passed through the inductor, higher DCR inductors will reduce efficiency at higher load currents.

The switch current limit for the MIC23099 is typically 1.5A. The saturation current rating of the selected inductor should be 20-30% higher than the current-limit specification for the respective regulator.

5.3 Input Capacitor

The step-up converter exhibits a triangular, or sawtooth, current waveform at its input, so an input capacitor is required to decouple this waveform and thereby reduce the input voltage ripple. A 4.7 μF to 10 μF ceramic capacitor should be sufficient for most applications. A minimum input capacitance of 1 μF is recommended. The input capacitor should be as close as possible to the inductor, V_{IN} pin and PGND1 pin of the MIC23099. Short, and wide PCB traces are good for noise performance.

5.4 Output Capacitor

Output capacitor selection is also a trade-off between performance, size and cost. Increasing the output capacitor will lead to an improved transient response performance. X5R and X7R ceramic capacitors are recommended. For most applications, 10 μ F to 47 μ F should be sufficient.

6.0 PACKAGING INFORMATION

6.1 Package Marking Information

14-Lead 2.5 mm x 2.5 mm FTQFN





Legend	: XXX Y YY WW NNN €3 *	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. Pin one index is identified by a dot, delta up or delta down (triangle mark).
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. Package may or may not include ate logo.
	Underbar	(_) and/or Overbar (¯) symbol may not be to scale.

6.2 Package Details

The following sections give the technical details of the packages.

TITLE

14 LEAD FTQFN 2.5x2.5mm PACKAGE OUTLINE & RECOMMENDED LAND PATTERN



Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.

APPENDIX A: REVISION HISTORY

Revision A (December 2016)

- Converted Micrel document MIC23099 to Microchip data sheet DS20005684A.
- Minor text changes throughout document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

		Examples:
	PART NO X XXX - XX Device Option Package Media	a) MIC23099YFT-T5: MIC23099, 14-Pin FTQFN, 500/Reel
Device:	Type MIC23099: Single AA/AAA Cell Step-up/Step-Down Regulators with Battery Monitoring	b) MIC23099YFT-TR: MIC23099, 14-Pin FTQFN, 5,000/Reel
Package:	YFT = 14-Pin 2.5 mm x 2.5 mm FTQFN	
Media Type:	T5 = 500/Reel TR = 5,000/Reel	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoq, KEELoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1222-9



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820