·	Reference
	SPEC No. EL198012
	ISSUE : Aug. 8. 2007
3 P E G I	FICATIONS
Product Type	6 Segment LED Driver IC
	IR2E53Y7
M- 4-1 N-	
Model No.	· · · · · · · · · · · · · · · · · · ·
STOMERS ACCEPTANCE	
STOMEND ACCEL TAILOE	
:	
• · · · · ·	PRESENTED
· · · ·	
	BY: As Frigtla
	H. Fujita Dept. General Manager
	- ·F. · ································
	REVIEWED BY : PREPARED BY :
	<b>,</b>
	W maile room
	A. morikawa a, Iokura
· · · · · · · · · · · · · · · · · · ·	<u>A. Morikawa</u> <u>U. Tokura</u> Engineering Dept. IV Opto-Analog Devices Division

Electronic Components Group

SHARP Corporation

様式No.開0500-2-A4

IR2E53Y7

# Reference

• Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

• When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting form failure to strictly adhere to these conditions and precautions.

The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).

•Office electronics

·Instrumentation and measuring equipment

•Machine tools

·Audiovisual equipment

•Home appliances

· Communication equipment other than for trunk lines

(2) These contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.

• Control and safety devices for airplanes, trains, automobiles, and other transportation equipment

•Mainframe computers

•traffic control systems

•Gas leak detectors and automatic cutoff devices

·Rescue and security equipment

•Other safety devices and safety equipment, etc.

(3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy

·Aerospace equipment

·Communications equipment for trunk lines

·Control equipment for the nuclear power industry

·Medical equipment related to life support, etc.

(4) please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

Please direct all queries regarding the products covered herein to a sales representative of the company.

Reference

### Content

IR2E5<mark>3</mark>Y7

1.	General Description	3
2.	Features	3
3.	Termnal name	4
4.	Block Diagram	5
5.	pin Assignment	6
6.	Peripheral Parts List	6
о. 7.	Function Operation	
7.	7.1 Constant current driver	
	7.1.1 ON/OFF control of constant current driver.	
	7.1.2 Current setting of constant current driver	
	1.1.2 Current setting of constant current arrest	
	7.2 Column driver	
	7.3 Illumination mode select	
	7.3.1 Normal mode	
	7.3.2 ALL H mode.	
	7.3.3 ANIME mode	
	7.3.3.1 Basic operation on ANIME mode	
	7.3.3.2 ANIME mode Initialization	15
	7.3.3.3 Flow that sets animated illumination.	
	7.3.3.4 ANIME mode and Output Precision	
	7.3.3.5 Limitations	
	7.3.4 BLINK mode	19
	7.3.4.1 Basic operation on BLINK mode	20
	•	
	7.4 Configuration of the frequency of the RGB column drivers	21
	7.5 Configuration of the period of a illumination cycle	21
	7.6 Configuration of BLINKHD	22
	7.7 LED connected pin voltage monitoring and automatic select 1x or 1.5x charge pump mode	23
	7.7.1 Oscillating frequency of charge pump.	
	7.7.2 Slow start time of charge pump	
	1.1.2 Stor out and of shuff- purphing the store of the st	
	7.8 GPO Interface	25
	7.9 Standby state	26
	7.10 Reset circuit	26
		20 26
	7.10.2         Power-on reset           7.10.3         Hardware reset	
	1.10.J 11010Wale 10501	
		27
	7.11 I <sup>2</sup> C-Bus interface	
	7.11.1 Description of basic operations	
	7.11.2 Basic format	

IRZES Reference	2
7.11.2.1Device Address7.11.2.2Address extension function.7.11.2.3Word address7.11.2.4Write data7.11.2.5Data write timing7.11.3Write format7.11.4Test register7.11.5Data output delay function.	
8. Register Map	
9. Pin Function	
9.1 VIN pin、VCC pin、VDD pin	
9.2 IREF pin	
9.3 EN pin	
9.4 CH0 pin, CH1 pin, CH2 pin, CH3 pin, CH4 pin, CH5 pin	
9.5 ROUT pin, GOUT pin, BGOU pin	
9.6 GPO0 pin, GPO1 pin, GPO2 pin, GPO3 pin	
9.7 INT pin	
9.8 SDA pin, SCL pin	
10. Cautions	
11. Absolute Maximum Ratings	
12. Recommended Operating Condition	
13. Electric Characteristics	34
14. I <sup>2</sup> C-BUS Interface timing characteristics	
<ul> <li>14.1 I<sup>2</sup>C-Bus timing diagram</li></ul>	
15. INT signal timing characteristics	
15.1 INT signal timig chart	
16. Package and Packing Specification	40

A ....



Reference

#### 3

### 1. General Description

This IC incorporates LED driver for illumination with animated control.

This IC is equipped with 3-colum driver and 6 segment driver circuit. And This IC can controll 6-RGB LED or 18-single LED in maximum.

IR2E53Y7

All LED brightness can continuously be changed with internal animation logic circuit.

This IC is equipped with charge pump DC/DC converter to drive LED.

This IC supports I<sup>2</sup>C-Bus interface.

This product is optimum for use as the illumination LED driver IC for cellular phone and PDA applications, etc.

#### 2. Features

- Supply Voltage Range: VIN=3.0V to 4.5V, VCC=2.3V to 3.2V
- Supports I<sup>2</sup>C-Bus interface
- Supports I<sup>2</sup>C Extend address
- SCL pin and SDA pin are installed with noise filters.
- 6Ch Sink-type variable constant current driver for LED (maximum current 25.9mA)
- · Control logic circuit for animated illumination embedded
- Output-enable circuit embedded
- 1x/1.5x Modes Charge Pump: Automatically Selected
- · Voltage reference embedded
- · Power-on-reset circuit embedded
- Soft-Start Limits Inrush Current

Radiation resistance designing:

Package:

#### No

Chip material and wafer board type: Lead surface finish: Process:

35-pin WL-CSP package (3.57mm x 3.57mm) P-type silicon substrate monolithic IC Lead-free CMOS

IR2E58Y7

# Reference

4

### 3. Terminal name

Pin No	Pinname	Description			
A1	U1A	Non-connect. This terminal is connected to pin No. F6 (U2F).			
A2	VDD	Supply voltage for I/O buffer of I <sup>2</sup> C, GPO and INT pin.			
A3	IREF	Resistor connection terminal for reference current setting of LED drivers.			
A4	XRESET	Hard reset terminal.			
A5	SCL	I <sup>2</sup> C clock input.			
A6	GPO0	General purpose output.			
B1	GBIN	Source terminal of column driver for ROUT and GOUT pin.			
B2	GPO2	General purpose output.			
B3	VCC	Power supply terminal.			
B4	SDA	I <sup>2</sup> C data Input/Output terminal.			
B5	EN	Enable for all LED			
B6	CH1	Constant current output terminal.			
C1	GOUT	Column driver terminal to anode terminal of green LED			
C2	INT	Interrupt output terminal.			
C4	GPO3	General purpose output.			
C5	CH0	Constant current output terminal.			
C6	PGND	LED driver ground.			
D1	RIN	Source terminal of column driver for ROUT pin.			
D2	BOUT	Column driver terminal to anode terminal of blue LED			
D3	GND	Ground terminal for control.			
D4	XA0	I <sup>2</sup> C address configuration input.			
D5	CH2	Constant current output terminal.			
D6	CH3	Constant current output terminal.			
E1	VIN	Power supply terminal for charge pump.			
E2	ROUT	Column driver terminal to anode terminal of red LED.			
E3	C1N	Flying capacitor 1 negative connection.			
E4	CH4	Constant current output terminal.			
E5	CH5	Constant current output terminal.			
E6	CGND	Ground terminal for charge pump.			
F1	GPO1	General purpose output.			
F2	C1P	Flying capacitor 1 positive connection.			
F3	СРО	Output voltage terminal of charge pump.			
F4	C2P	Flying capacitor 2 positive connection.			
F5	C2N	Flying capacitor 2 negative connection.			
F6	U2F	Non-connect. This terminal is connected to pin No. A1 (U1A).			

IR2E58Y7

Reference

### 4. Block Diagram



IR2E58Y7

# Reference

### 5. Pin Assignment

	1	2	3	4	5	6
A	U1A	VDD	IREF	XRESET	SCL	GPO0
В	GBIN	GPO2	VCC	SDA	EN	CH1
С	GOUT	INT	$\mathbf{X}$	GPO3	CH0	PGND
D	RIN	BOUT	GND	XA0	CH2	CH3
E	VIN	ROUT	C1N	CH4	CH5	CGND
F	GPO1	C1P	СРО	C2P	C2N	U2F

Note: Pins are located on the underside.

### 6. Peripheral Parts List

Туре	Name	Maximum applied voltage(V)	Parts	Value
Smoothing capacitor	CVIN	6V	Temperature characteristICs code:B	1.0µF
Smoothing capacitor	CVCC	4.5V	Temperature characteristICs code:B	1.0µF
Smoothing capacitor	CVDD	3.3V	Temperature characteristICs code:B	1.0µF
Smoothing capacitor	COUT	8V	Temperature characteristICs code:B	2.2µF
Flying capacitor	C1	4.5V	Temperature characteristICs code:B	1.0µF
Flying capacitor	C2	4.5V	Temperature characteristICs code:B	1.0µF
Reference resistance	RIREF	_	Tolerance:±1%	13kΩ
Light-emitting diode	LED	_	GN1WA55320A	-

### Reference

### 7. Function Operation

This IC is equipped with the LED driver circuit, the charge pump DC/DC converter that supply electricity to LED, I<sup>2</sup>C interface and general purpose outputs.

The operation of the IC can be set by the built-in register through the  $I^2C$  interface.

 $I^2C$  interface can use standby state or LED driver control mode.



IR2E5BY7

### Reference

8

### 7.1 Constant current driver

This IC is equipped with a sink-type variable constant current driver for LED.

This IC is connectable to 6-RGB LED or 18-single LED for illumination.

The maximum current of a constant current driver is the value set up by peripheral resistance. It is also possible to perform the ON/OFF control using the enable/disable pin (EN pin).

Connect driver terminal to VCC when LED is unconnected.

### 7.1.1 ON/OFF control of constant current driver

Constant current driver is also possible to perform the ON/OFF control using the EN pin. EN pin can be disabled with the EXT EN register.

The logic of EN pin can be reversed. with the EN\_XEN register.

EN pin is an input terminal that controls ON/OFF of the Constant current driver.

Pin Name	Setting	Description(as EN_XEN=0)
EN	High	ON(output)
	Low	OFF(no output)

#### "EXT\_EN" is a register that enables or disables the EN pin.

Symbol	T	Setting	Description
EVT EN	0	1	EN pin enabled
EAI_EN	U	0	EN pin disabled

#### "EN\_XEN" is a register that reverses the logic of EN pin.

Symbol	Initial Value	Setting	Description
EN_XEN	0	1	Constant current driver is enabled in terminal EN=H
	U	0	Constant current driver is enabled in terminal EN=L.

Truth tabe of the constant current driver pin

	I <sup>2</sup> C registe	r	EN pin	Constant current
XSTB	EXT_EN	EN_XEN	ыүрш	driver
0	*	*	*	OFF
1	1	1	High	ON
1	1	1	Low	OFF
1	1	0	High	OFF
1	1	0	Low	ON
1	0	*	*	ON

Note: "\*" indicates that the selection dose not matter.



### Reference

#### 7.1.2 Current setting of constant current driver

The output current from each driver can be varied to 16 steps. The variable range is 0 to 25.9mA with a step of about 1.8mA.

In the ANIME mode, the redundancy bit is added to achieve a smooth current change in the animated illumination, and it changes into 128 steps.

The starting point and the ending point of the animated illumination are set by 16 steps as well as the NORMAL mode and the BLINK mode.

### CH[RGB] [n] [3:0] a register that sets the CH0, CH1, CH2, CH3, CH4 and CH5 pin current.

Symbol	Description		Setting		Inital		
0,11001	Description	BINAA	DECCC	HEXXX	Value	Value	Unit
		0000	0	OOH		0.0	
•		0001	1	01H		1.9	mA
		0010	2	02H		3.6	
		0011	3	· 03H		5.4	
		0100	4	04H		7.1	
	Constant current driver output current	0101	5	05H	ООН	8.8	
		0110	6	06H		10.5	
CH[RGB][n][3:0]		0111	7	07H		12.2	
		1000	8	08H		13.9	
-		1001	9	09H		15.6	
		1010	10	OAH		17.3	
		1011	11	OBH		19.0	
		1100	12	OCH		20.8	
		1101	13	ODH		22.5	
		1110	14	OEH		24. 2	
		1111	15	OFH		25.9	



IR2E58Y7

### Reference

### 7.2 Column driver

Three column drivers are built into this IC. RGBLED for each one current driver or three single LED can be driven by timesharing by connecting the anode of LED with ROUT, GOUT, and BOUT. The column driver of ROUT is always turned on at the standby state.



IR2E53Y7

# Reference

### 7.3 Illumination mode select

This IC has 4 LED illumination mode, various illuminations can be displayed. The illumination mode is selected from MODE[2:0] register.



Note: The arrow is a mode that is possible to change.

MODE[2:0] a register that sets infuffination mode. Do not set it from 100 to 111.									
Symbol	Description		Setting						
Symoor	Description	BIN	DEC	HEX	Initial Value	Value	Unit		
		000	0	00H		NOMAL			
		001	1	01H	00H	ANIME			
	illumination	010	2	02H		BLINK			
MODE[2:0]		011	3	03H		ALL_H	_		
MODE[2.0]	mode	100	4	04H		inhibit			
		101	· 5	05H		inhibit			
		110	6	06H		inhibit			
		111	7	07H		inhibit			

MODE[2:0] a register that sets illumination mode. Do not set it from 100 to 111.



IR2E58Y7

### Reference

12

7.3.1 Normal mode

In Normal mode, current value written in CH[RGB][n]A register is outputted to the constant current driver.



### 7.3.2 ALL\_H mode

In ALL\_H mode, MAX current value is output to all constant current driver.





## Reference

7.3.3 ANIME mode In ANIME mode, CH[RGB][n]A, CH[RGB][n]B, CH[RGB][n]A, and the current change gradually. Timing to which the setting of the current of the driver is changed is time set with CYCLE[2:0].

IR2E53Y7





### Reference

#### 7.3.3.1 Basic operation on ANIME mode

In the ANIME mode, first of all, the current of the starting point and the following point is set to CH[RGB][n]A and CH[RGB][n]B. The current of the following respect is one by one set to CH[RGB][n]C register every cycle continuously set with CYCLE[3:0] register. The current in which LED is driven can be continuously changed by this operation. When it becomes possible the setting of the following value, the INT signal is output, and this IC demands the setting from the host side.

The substance of CH[RGB][n]C register is either CH[RGB][n]A and CH[RGB][n]B. It is automatically allocated in the point of the next cycle while displaying it. Therefore, it is possible to set it consciously of a present display continuously.





•

Reference

15

#### 7.3.3.2 ANIME mode Initialization

The following setting is necessary for the ANIME mode operation.

- MODE[2:0] Set ANIME mode [001].
- CYCLE[2:0] Set one illumination cycle period.
- CH[RGB][n]A Set the output current of the first illumination point.
  - CH[RGB][n]B Set the output current of the second illumination point.
- XSTB This is the trigger to exit standby state. After the above-configuration is set, the standby is released when XSTB is assumed to be 1 and illumination is begun.

#### 7.3.3.3 Animated Illumination Flow

The following setting is necessary to display animated illumination at each next data demand by the INT signal.
 CH[RGB][n]C set the output current value of the next end point of one display period

The example of the flow to one by one change the LED drive current by using the ANIME mode is shown as follows.



IR2E5BY7

### Reference

### 7.3.3.4 ANIME mode and Output Precision

In the ANIME mode, to achieve the illumination that changes smoothly, control logic circuit of animated illumination outputs current value by the redundancy bit addition and seven bit accuracy.



IR2E5BY7

# Reference

#### 7.3.3.5 Limitations

#### Mode change under illumination

The mode change between the ANIME mode and other modes under illumination is not recommended. Change in standby state.

Behavior when			

Benavior when the mode is changed in the multimation is as follows.							
current mode	new mode	Behavior					
ANIME,BLINK	NORMAL,ALL_H	Shift new mode immediately and output new value.					
NORMAL,ALL_H	ANIME, BLINK	Start illumination from the CH[RGB][n]A value					
ANIME	BLINK	The output at one CYCLE[1:0] period is not guaranteed					
BLINK	ANIME	from the change. The output returns to the normal					
		performance at the next cycle.					

Behavior when INT signal is output and CH[RGB][n]A, CH[RGB][n]B or CH[RGB][n]C are not replaced. The illumination is executed considering the previous value to be the following value when the CH[RGB][n]A, CH[RGB][n]B or CH[RGB][n]C register will not be updated in one illumination cycle after the INT signal is output.

Setup/Hold time between INT signal and CH[RGB][n]A, CH[RGB][n]B and CH[RGB][n]C registers. It is necessary to keep to the time provided for according to the AC timing between the INT signal and the CH[RGB][n]A, CH[RGB][n]B and CH[RGB][n]C register.

Do not update the CH[RGB][n]A, CH[RGB][n]B or CH[RGB][n]C register for the period from the standby release to positive edge of the first INT signal.

When updating it outside timing, the SETUP/HOLD time cannot be defended, and the output might become irregular.



IR2E58Y7

# Reference

7.3.4 BLINK mode In BLINK mode, CH[RGB][n]A and CH[RGB][n]B are alternately set to the constant current driver. Timing to which the setting of the current of the driver is changed is time set with CYCLE[2:0]





IR2E58Y7

### Reference

### 7.3.4.1 Basic operation on BLINK mode

As for the BLINK mode, it is the same as the ANIME mode not interpolating linearly. The output current value is updated every CYCLE[2:0] cycle if the value is set at each positive-edge of the INT signal. The CH[RGB][n]A value and the CH[RGB][n]B value are repeatedly output every CYCLE[2:0] period if the register value is fixed.



### Reference

### 7.4 Setting of the frequency of the RGB column drivers

The frequency of RGB column drivers can be set by the matrix of DOSC[1:0] and OSC[2:0]. The combination of the settings is as follows.

However, the oscillation frequency of the charge pump changes, too, when OSC[2:0] is changed. The value of OSC[2] doesn't influence the frequency of RGB column drivers.

Ceration	Description		Setting			the fre	quency at OSC[2:0]	register	ie of	Compared	
	Description	BIN	DEC	HEX	Initial Value	*00		*10		with frequency	Unit
	the	00	0	00H		1146	1016	859	694	1	
DOSC[1:0]	frequency of the RGB	01	1	01H	00H	2292	2031	1719	1389	2	Hz
	column	10	2	02H		859	762	645	521	0.75	
	divers	11	3	03H		1719	1523	1289	1042	1.5	

#### "DOSC[2:0]" is a register that sets the oscillator frequency of column driver.

Note: "\*" indicates that the selection dose not matter.

#### 7.5 Setting of the period of a cycle of illumination The cycle used at the ANIME mode and the BLINK mode can be set by the CYCLE[2:0] register.

#### "CYCLE[2:0]" is a register that sets the period of a cycle of illumination

	To a register at		uie peri	ou or u e		ALCHERING LEVAL					
Symbol	Description		Setting		Initial		DOS	C[1:0] 1	each valu register w ter is *00(	hen	
		BIN	DEC	HEX	Value	time	00	01	10	11	Unit
		000	0	00H		128/DOSC	0.112	0.056	0.149	0.074	
		001	. 1	01H		256/DOSC	0.223	0.112	0.298	0.149	
	the period	010	2	02H		512/DOSC	0.447	0.223	0.596	0.298	
CYCLE[2:0]	of illuminatio	011	3	03H	00H	1024/DOSC	0.894	0.447	1.192	0.596	sec
	n	100	4	04H	0011	2048/DOSC	1.787	0.894	2.383	1.192	sec
	cycle	101	5	05H		4096/DOSC	3.575	1.787	4.766	2.383	
		110	6	06H		8192/DOSC	7.149	3.575	9.533	4.766	
		111	7	07H		16384/DOSC	14.299	7.149	19.065	9.533	

Note1: The illumination cycle changes at the same time, too, when the frequency of the column drivers is changed by the OSC[1:0] register and the DOSC[1:0] register.

Note2: "\*" indicates that the selection dose not matter.



IR2E5BY7

### Reference

### 7.6 Configuration of BLINKHD

After the value of the CH[RGB][n]A register is loaded, the BLINK operation is held when changing to the BLINK mode after the BLINKHD register is set to one. The skew is generated at the update time of each current value because the setting of the current value is updated in the NORMAL mode at the time of each writing the register. However, if BLINKHD is used, the setting of all current value can be updated at the same time.

Symbol			Description
BUNKHD		0	BLINK mode operation
DLINKUD	0	1	Hold after load the CH[RGB][n]A register value.

Concrete flow is as follows.

1. Release XSTB after set BLINKHD=1 and the BLINK mode.

2. Write the current value to CH[RGB][n]A register after wait time of release standby mode

3. Change to the NORMAL mode. The current setting is updated at the same time.

4. Change to the BLINK mode after wait time longer then 2\*DOSC period.

5. Write the next current value to CH[RGB][n]A register after wait time longer then 2\*DOSC period.

6. After arbitrary waiting time, go to 3.

%Please do not make it to the ANIME mode with BLINKHD set to 1. Operation when setting it is not guaranteed.

IR2E5BY7

### Reference

7.7 LED connected pin voltage monitoring and automatic select 1x or 1.5x charge pump mode This IC monitors the voltage of all constant current driver pins. Charge pump boost ratio is selected automatically 1x mode in the minimum voltage is more than setting voltage, or 1.5x mode in the minimum voltage is less than setting voltage.

Charge and discharge cycle is 660 kHz (TYP.).

Oscillating frequency of charge pump can be changed by OSC[2:0] register.



### 7.7.1 Oscillating frequency of charge pump

The register performs control of the oscillator frequency of charge pump.

Efficiency is optimized by changing the oscillation frequency of a charge pump.

When oscillation frequency is set up low, the efficiency of a charge pump increases, and output ripple becomes large.

When oscillation frequency is set up high, the efficiency of a charge pump falls, and output ripple becomes small.

When output ripple is large, the voltage monitoring function starts earlier than the case of output ripple is small, and changes 1x mode to 1.5x mode.

The adjustment of the oscillation frequency is effective to obtain the maximum efficiency.

Change OSC 2:0 register at the standby state.

Symbol	Description		Setting	Ŭ.	Initial		
5711001	Description	BIN	DEC	HEX	Value	Value	Unit
		000	0	00H		660	
		001	· 1	01H	· .	585	
		010	2	02H ·		495	
OSC[2:0]	Oscillating frequency	011	3	03H	00H	400	kHz
000[2.0]	frequency	100	4	04H	0011	1320	KI IZ
		101	5	05H		1170	
		110	. 6	06H		990	
		111	7	07H		800	

"OSC[2:0]" is a register that sets the oscillator frequency of charge pump.

# Reference

24

### 7.7.2 Slow start time of charge pump

This IC is provided a slow start circuit in the charge pump unit.

The register performs control of the slow start time of charge pump. When slow start time is set up long, the rushes current decrease, and starting time becomes large.

When oscillation frequency is set up high, the rushes current increase, and starting time becomes short.

IR2E58Y7

Symbol	Description	decentro a taganana	Setting		lmtial	Value	Unit	
		00	0	00H		1.5		
SS[1:0]	Slow stort time	Slow start time	01	1	01H	00H	3.0	μs
55[1.0]	Slow start time	10	2	02H	0011	6.1	μο	
		11	3	03H		12.2		

"SS[1:0]" is a register that sets the slow start time of charge pump.

Note: The slow starting time changes with change of oscillation frequency.



Reference

#### 7.8 GPO Interface

This IC has 4-port general purpose output (GPO) interface.

GPO interface usually operates at the standby state.

If reset enters, all registers are cleared to 0.

When "High" is output, the voltage at the VDD level is output from the GPO pin.

GPO0 is a register that sets the output data of the terminal GPO0.

Symbol	Initial Value	Setting	Description
CDOO	0	0	GPO0 pin Low
GPO0	U	1	GPO0 pin High

TR2E53Y7

GPO1 is a register that sets the output data of the terminal GPO1.

Symbol	Initial Value	Setting	Description
	0	0	GPO1 pin Low
GPO1		1	GPO1 pin High

GPO2 is a register that sets the output data of the terminal GPO2.

Symbol	Initial Value	Setting	Description
CDO1		0	GPO2 pin Low
GPO2	U	1	GPO2 pin High

#### GPO3 is a register that sets the output data of the terminal GPO3.

Symbol	Initial Value	Setting	Description
GPO3	0	0	GPO3 pin Low
GPUS	U	1	GPO3 pin High

ABOUT is a register that does the setting that outputs the AB\_XBA signal of an internal signal to the output terminal of the GPO2.

In ANIME mode, when the current of the driver has changed from CH[RGB][n]A to CH[RGB][n]B, AB\_XBA outputs H. L is output when having changed from CH[RGB][n]B to CH[RGB][n]A. Please adjust the GPO2 register to 0 when you use this function.

Symbol	Initial Value	Setting	Description
ABOUT		0	GPO2 normal operation
ABOUI	0	1	GPO2 output AB_XBA signal



### Reference

26

### 7.9 Standby state

This IC is provided a stand-by circuit. When it is ON, the standby state is activated. In the standby state, all internal circuits are turned OFF. The standby state is activated by setting the XSTB register to "0".

"XSTB" is a register that sets ON/OFF of the stand-by circuit.

Symbol	Initial	Value	Setting	Description
VETD		0	0	Stand-by circuit ON (standby state)
ASID	U	,	1	Stand-by circuit OFF (standard state)

### 7.10 Reset circuit

This IC performs three types of reset sequences: software reset, hardware reset and power-on reset.

#### 7.10.1 Software reset

Software reset is executed when "1" is written in the RESET register. This IC returns from reset state by setting the RESET register to "0".

#### "RESET" is a register that initializes the internal register.

1.1.1.1.1.1.1.0 <u>012.1.2.01</u> .1.2.41.1.1.1.1.1.1.1	いっしいしい。「「「「「」」」」」「「「「「「「「「」」」」」」」」」」」」」」」」	Children and the second	Description
RESET	0	1	Register initialization
	0	0	Active

#### 7.10.2 Power-on reset

This IC is provided a power-on reset circuit that initializes the register. When the power is turned on, the register is automatically initialized.

#### 7.10.3 Hardware reset

This IC has XRESET pin which initializes  $I^2C$  I/F and internal register. When XRESET pin is set to "L", internal register is initialized and IC shifts standby state. While XRESET pin is set to "L",  $I^2C$  input can't be received. XRESET pin is pulled-up with 3.5k  $\Omega$  (TYP) internal register. Set XRESET pin to "OPEN" when you don't use hard reset function.

#### XRESET pin is an input terminal that initializes I<sup>2</sup>C I/F and register.

Pin Name	Setting	Description
XRESET	H	Active
	L	I <sup>2</sup> C I/F and register initialization



### Reference

### 7.11 $I^2$ C-Bus interface

This IC operates as a slave on the  $I^2C$ -Bus. At this time, the SCL line functions as the  $I^2C$  clock input, and the SDA line as the bi-directional serial data bus.

This IC is also assigned with the 7-bit slave address in compliance with the I<sup>2</sup>C bus standard.

Higher 6 bits of the slave address are fixed internally. Lower 1bit is assigned to XA0 pin. If XA0 pin is GND then the lower 1bit is "1", else if XA0 pin is VDD then the lower 1bit is "0".

The low-pass filters are installed in the digital lines of both SCL and SDA in order to reduce the influence of bus noise.

These filters assure the higher communication reliability of this IC even in an environment that is exposed to noise. However, it is recommended to use the proper layout design.

The general call address is not supported.

#### 7.11.1 Description of basic operations

This IC is provided a register used to set various operations.

The register can be set with the  $I^2$ C-Bus, and the pins used with the  $I^2$ C-Bus are listed below

Pin Name	
SCL	I <sup>2</sup> C Clock
SDA	I <sup>2</sup> C Data Input/Output

### 7.11.2 Basic format

In this IC, 1 byte is composed of 8 bits. The first byte indicates the device address, the second byte indicates the word address, and the third byte indicates the write data.

### I<sup>2</sup>C WRITE FORMAT

DEVICE ADDR S	ESS	WORD ADDRES	SS WRITE DATA	
Т				S
A M	LRA	A M	LAM	LAT
RS	S / (	C S	S C S	S C 0
<u>T</u> B	BWB	K B	B K B	ВКР
SDA x x x x x	x x 0	W7W6W5W4W	/3 W2 W1 W0  D7 D6 D5 D4 D3 D	2 D1 D0



## Reference

### 7.11.2.1 Device Address

The following matrixes show the slave address on the  $I^2$ C-Bus. A0 bit is assigned to negated XA0 port.

A6	A5	A4	A3	A	.2	A1	A0	W
0	1	1	1		0	1	!(XA0)	0

### 7.11.2.2 Address extension function

This IC can connect two device or less on same I2C-Bus. The least significant of slave address is assigned to XA0port. . If XA0 pin is GND then the least significant bit is "1", else if XA0 pin is VDD then the least significant bit is "0".

### XA0端子はI<sup>2</sup>Cのスレーブアドレスの下位1ビットを設定する外部入力端子です。

XA0 port is the external input signal controlled the least significant of slave address.

Pin Name	Setting	Description
XA0	High	XA0=0 Device Address =74H
	Low	XA0=1 Device Address=76H

### 7.11.2.3 Word address

Five bits, W0, W1, W2, W3, W4 and W5, are used to select the address of the internal register. W6 and W7 are the reservation bit for extension. These bits should be set to "0".



IR2E58Y7

### Reference

#### 7.11.2.4 Write data

These data are written in the internal register.

#### 7.11.2.5 Data write timing

The SDA data shifts on the rising edge of the SCL clock.

This data is transferred to the data buffer from the shift register at the falling edge of the eighth clock of SCL, and then written in the register.



#### 7.11.3 Write format

The format written data in the register of this IC for the host is as follows. Address 00H is exclusively for output and cannot be written in.

START DEVICE ADDRESS		WORD ADDRESS	A C K DATA	A C K	
-------------------------	--	-----------------	---------------------	-------------	--

#### 7.11.4 Test register

This IC includes the registers for testing.

00H, 04H and 05H are registers for testing and banned writing.

#### 7.11.5 Data output delay function

This IC is equipped timing delay circuit. Data output delay register "XDDELAY" changes the data output timing of ACK and READ DATA.

#### "XDDELAY" is a register that changes the data output timing of ACK and READ DATA.

Symbol	Initial Value	Setting	Description
XDDFLAY	0	0	Delay circuit ON (300ns -1000ns)
ADDELAY	v	1	Delay circuit OFF

When you use I2C I/F by 3.4MHz (Hs-mode), set XDDELAY register to "1".

IR2E58Y7

# Reference

### 8. Register Map

Regis	Register										
	RESS	SYMBOL					TA				Initial
			D7	D6	D5	D4	D3	D2	D1	D0	Value
0		TEST1	$\geq$	$\geq \leq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq \leq$	$\geq \leq$	H'00
1		START	RESET	XSTB	$\geq$	ABOUT	GPO3	GPO2	GPO1	GPO0	H'00
2	02H	LEDS	EXT_EN	EN_XEN		$\geq$	$\sim$	$\geq$		DOSC[0]	H'00
3	03H	MODE	$\geq$	CYCLE[2]	CYCLE[1]	CYCLE[0]	BLINKHD	MODE[2]	MODE[1]	MODE[0]	H'00
4	04H	TEST2	$\geq$	$\geq$	$\sim$	$\geq$	$\sim$	$\geq$	$\geq$	$\geq$	H'00
	05H	TEST3	$\gtrsim$	$\sim$	$\geq$	$\geq \leq$	$\geq$	$\geq$	$\geq$	$\geq$	H'00
6	06H	CP	$\geq$	$\geq$	SS[1]	SS[0]	$\geq$	OSC[2]	OSC[1]	OSC[0]	H'00
7				CHR0A[2]		CHR0A[0]			CHR1A[1]		H'00
8			CHR2A[3]		CHR2A[1]				CHR3A[1]		H'00
9							CHR5A[3]		CHR5A[1]		H'00
							CHG1A[3]				H'00
11	0BH	CHG23A	CHG2A[3]	CHG2A[2]	CHG2A[1]	CHG2A[0]	CHG3A[3]	CHG3A[2]	CHG3A[1]	CHG3A[0]	H'00
							CHG5A[3]				H'00
							CHB1A[3]				H'00
							CHB3A[3]				H'00
		CHB45A	CHB4A[3]	CHB4A[2]	CHB4A[1]	CHB4A[0]	CHB5A[3]	CHB5A[2]	CHB5A[1]	CHB5A[0]	H'00
			$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq \leq$	H'00
17	11H		$\geq \leq$	$\geq \leq$	$\geq \leq$	$\geq \leq$	H'00				
	12H		$\geq$	$\geq \leq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq \leq$	H'00
19	13H		$\geq \leq$	$\geq \leq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq$	$\geq \leq$	><	H'00
20	14H		$\geq \leq$	$\geq \leq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq \leq$	H'00
21	15H		$\geq$	$\geq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq$	$\geq$	$\geq \leq$	H'00
	16H		$\ge$	$\ge$	$\ge$	Х	$\times$	$\times$	$\geq$	$\geq \leq$	H'00
23	17H	CHR01B	CHR0B[3]	CHR0B[2]	CHR0B[1]	CHR0B[0]	CHR1B[3]	CHRIB[2]	CHR1B[1]	CHR1B[0]	H'00
							بالالفار المستحصي والمستحص والمستح		CHR3B[1]		H'00
					CHR4B[1]	CHR4B[0]	CHR5B[3]	CHR5B[2]	CHR5B[1]	CHR5B[0]	H'00
			CHG0B[3]				CHG1B[3]		CHG1B[1]	CHG1B[0]	H'00
							CHG3B[3]	CHG3B[2]	CHG3B[1]	CHG3B[0]	H'00
			CHG4B[3]		CHG4B[1]	CHG4B[0]	CHG5B[3]	CHG5B[2]	CHG5B[1]	CHG5B[0]	H'00
			CHB0B[3]		CHB0B[1]				CHB1B[1]		H'00
			CHB2B[3]	· · · ·			CHB3B[3]				H'00
		CHB45B	CHB4B[3]	CHB4B[2]	CHB4B[1]	CHB4B[0]	CHB5B[3]	CHB5B[2]	CHB5B[1]	CHB5B[0]	H'00
	20H		$\geq \leq$	$\geq \leq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq \leq$	$\geq \leq$	$\geq \leq$	H'00
	21H		$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq \leq$	H'00
_	22H		$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq \leq$	$\geq$	$\geq \leq$	H'00
	23H		$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq \leq$	H'00
	24H		$\geq \leq$	$\geq$	$\geq$	$\geq$	$\geq$	$\geq \leq$	$\geq$	$\geq$	H'00
	25H		$\geq \leq$	$\geq$	$\geq \leq$	$\geq$	$\geq \leq$	$\geq \leq$	$\geq$	$\geq$	H'00
	26H		$\geq$	$\geq$	$\geq$	$\geq$	$>\!$	$\geq$	$\geq$	$\geq$	H'00
			CHR0C[3]				CHR1C[3]				H'00
			CHR2C[3]				CHR3C[3]		CHR3C[1]		H'00
			CHR4C[3]				CHR5C[3]				H'00
							CHG1C[3]		CHG1C[1]		H'00
							CHG3C[3]		CHG3C[1]		H'00
							CHG5C[3]				H'00
							CHB1C[3]				H'00
			CHB2C[3]				CHB3C[3]		CHB3C[1]	CHB3C[0]	H'00
47	2FH	CHB45C	CHB4C[3]	CHB4C[2]	CHB4C[1]	CHB4C[0]	CHB5C[3]	CHB5C[2]	CHB5C[1]	CHB5C[0]	H'00

Note 1:  $\boxtimes$  resistor is banned writing "1". Be sure to use "0".

IR2E58Y7

## Reference

### 9. Pin Function

9.1 VIN pin、VCC pin、VDD pin

VIN pin, VCC pin are power supply terminals.

The applicable voltage of VIN is from 3.0 to 4.5V.

- The applicable voltage of VCC is lower than VIN (2.3 to 3.2V).
- Apply the same voltage of VDD as the one on the Pull-Up side of the I<sup>2</sup>C-Bus.

### 9.2 IREF pin

IREF pin sets the reference current of the internal circuit. The resistance (13k $\Omega$ ± 1%) should be connected between the IREF pin and GND pin

# 9.3 EN pin EN pin is an enable input terminal for CH0~CH5 pins. When this function is not used, this pin should be set to "L".

9.4 CH0 pin, CH1 pin, CH2 pin, CH3 pin, CH4 pin, CH5 pin CH0, CH1, CH2, CH3, CH4 and CH5 pins are constant current driver terminals. When these pin are not used, these pins should be connected to VCC.

### 9.5 ROUT pin, GOUT pin, BOUT pin

ROUT, GOUT, and BOUT pins are column driver terminals. On standby, only ROUT is enabled.

9.6 GPO0 pin, GPO1 pin, GPO2 pin, GPO3 pin GPO0, GPO1, GPO2, and GPO3 pins are general purpose output (GPO) terminals. All pins output "High" or "Low" according to the value of I2C registers.

#### 9.7 INT pin When data is demanded from HOST, the "High" pulse is output.

#### 9.8 SDA pin, SCL pin

SCL pin is the clock terminal of I2C interface. SDA pin is the data input terminal of I2C interface. SDA pin has output open-drain transistor for ACK signal.

IR2E5BY7

### Reference

#### 32

### 10.Cautions

- · Connect the ground pins (CGND, GND, PGND) with the shortest distance and set pins same potential.
- It is recommended to install a capacitor between the power supply terminal and grounding terminal.
- · Position a bypass capacitor between the power supply terminal and grounding pin close to the IC.
- Position a flying capacitor between the C1N-C1P pin and C2N-C2P pin close to the IC to reduce line resistance. To reduce the line resistance and ESR (serial resistance of flying capacitor) makes drop voltage small and conversion efficiency improvement when charge pump is boost-up.
- Position a smoothing capacitor between CPO and GND pin close to the IC to reduce line resistance. To reduce the line resistance and ESR (serial resistance of smoothing capacitor) makes drop voltage small and conversion efficiency improvement when charge pump is boost-up.
- Don't apply voltage CPO pin.
- · Don't set input terminals (EN pin) floating.
- Supply input terminals (EN pin) with input voltage range specified electric characteristics.
- Don't supply voltage or current to output terminals (GPO0,GPO1,GPO2,GPO3,INT) from the outside of terminals.
- Use patterns as broad as and as short as possible for the power supply lines and grounding lines.
- In any case, use input voltage within the limits of maximum applied voltage.
- Position the IREF pin close to the IC to circumvent the effect of noise.
- Connect constant current driver terminal to VCC when LED is unconnected. Other constant current driver terminals should connect LED between ROUT, GOOT and BOUT terminals.
- Don't put in strong light against IC when you use this IC.
- It is recommended to reset IC after setting VCC to "High".
- · Connect neither terminal RIN nor terminal GBIN excluding terminal VIN or terminal CPO.

### Reference

33

			TT	Atta da
parameter	Symbol	定格值	Unit	備考
Power supply VIN	VIN	5.5	V	
Power supply VCC	VCC	5.5	V	VCC≦VIN
Power supply VDD	VDD	-0.3V~VCC+0.3	V	VDD≦VCC
Terminal voltage1	Vin1	-0.3V~VDD+0.3	v	input pin : EN,XA0, XRESET
Terminal voltage2	Vin2	-0.3V~VDD+0.3	V	input pin : SCL,SDA
CPO output current	ICPO	. 220	mA	Total drive current
Output current	ILED	35/ch	mA	Each drive pin current
Power dissipation	Pd	1660	mW	Ta≦25℃ Note 1
Derating ratio	ΔPd	16.6	mW/°C	Ta>25℃ Note 1
Operating temperature range	Topr	-20~85	°	
Storage temperature range	Tstg	-55~125	°	

IR2E58Y7

### 11. Absolute Maximum Ratings

Note 1: Free convection, on-board, compiled with SEMI42-996

### 12. Recommended Operating Condition

Parameter	Symbol	Value	Unit	Conditions
Power supply VIN	VIN	3.0~4.5	V	
Power supply VCC	VCC	2.3~3.2	V	
Power supply VDD	VDD	1.8~VCC	v	
Oscillating frequency	fOSC	660	kHz	RIREF= $13k\Omega$
I <sup>2</sup> C communication frequency	fCLK	400	kHz	



# Reference

### 13.Electric Characteristics

See the Block Diagram unless otherwise specified.

VIN=3.6V, VCC=2.5V, VDD=1.8V, Ta=25°C, RIREF=13k $\Omega$ 

The current direction is regarded positive when entering the IC and negative when exiting.

### Current consumption

Parameter	Symbol	Measure condition	MIN.	TYP.	MAX.	Unit
Stand-by supply current	ISS1	XSTB="0"	-	0	3	μA
VIN Supply current	IIN1	VIN=4.2V,CPO output: 1x mode CPO output: No load current		0.17	0.32	mA
VCC Supply current	ICC1	VCC=2.5V	-	0.7	1.5	mA
VDD Supply current	IVDD1	VDD=1.8V	-	0	3	μА

IR2E53Y7

### Voltage reference circuit

Parameter	Symbol	Measure condition	MIN.	TYP.	MAX.	Unit
IREF Pin voltage	VREF	RIREF=13kΩ		480		mV


IR2E53Y7

### Reference

Constant current driver circuit. Symbol Measure condition MIN. TYP. MAX. Unit Parameter NORMAL mode 23.3 25.9 28.5 ICH(F) mA CH[RGB][n]A:0FH Output current NORMAL mode 18.7 20.8 22.8 ICH(C) mA (CH0pin、CH1pin、 CH[RGB][n]A:0CH CH2pin、CH3pin、 NORMAL mode 9.4 10.5 11.5 ICH(6) mA CH[RGB][n]A:06H CH4pin、CH5pin) NORMAL mode 0.00 ICH(0) \_ 0.01 mA CH[RGB][n]A:00H Voltage of current output pin: 0.35V~1.3V LED drive pin ΔLED1 ±1 ±5 % -NORMAL mode Constant current1 CH[RGB][n]A:06H Voltage of current output pin: LED drive pin 0.35V~1.3V  $\Delta LED2$  $\pm 1$  $\pm 5$ % -Constant current2 NORMAL mode CH[RGB][n]A:0FH

#### Charge pump circuit

Parameter	Symbol	Measure condition	MIN.	TYP.	MAX.	Unit
CPO output inpedance1	ZCPO1	VIN=4V, CP at 1x mode		1.2		Ω
		ZCPO1=(VIN-VCPO)/Iout		1.2		36
CPO output inpedance2	ZCPO2	VIN=3V, CP at 1.5x mode		3.1		Ω
CI O output inpedancez	20102	ZCPO2=(1.5×VIN-VCPO)/Iout	5.1			52
Oscillating frequency0	fOSC0cp	Address 06H:00H(Initial value)	500	660	820	kHz

IR2E58Y7

## Reference

#### SDA pin, SCL pin, XA0 pin, EN pin, XRESET pin

bbA phi, beb phi, M to phi, M to phi, M to bb phi										
Parameter	Symbol	Measure condition	MIN.	TYP.	MAX.	Unit				
High level input voltage	VIH		0.7VDD	-	VDD	V				
Low level input voltage	VIL		0	-	0.3VDD	v				
High level input current	IH		-1	-	1	μA				
Low level input current	IL		-1	-	1	μA				
Hysteresis voltage	Vhys			0.05VDD		V				
SDA output pin voltage	VOL	IOL=3mA	-	-	0.2VDD	V				
Reset pulse width	PW <sub>RE</sub>	XRESET of the period of "Low"	10			μs				

#### GPO0 pin, GPO1 pin, GPO2 pin, GPO3 pin

Parameter	Symbol	Measure condition	MIN.	TYP.	MAX.	Unit
High level output voltage	VOH	IOH= -1mA	0.8VDD	-	· •	v
Low level output voltage	VOL	IOL= 1mA	-	-	0.2VDD	v

#### INT pin

Parameter	Symbol	Measure condition	MIN.	TYP.	MAX.	unit
High level output voltage	VOH	IOH= -1mA	0.8VDD	-	-	v
Low level output voltage	VOL	IOL= 1mA	-	· _	0.2VDD	V

### Reference

#### 37

# 14. I<sup>2</sup>C-BUS Interface timing characteristics All specified output timings are based on 20% and 80% of VDD.

Fs-mode Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCL clock frequency	fS <sub>CL</sub>		0	-	400	kHz
Hold time(repeated) START condition	tHD;STA		600	-		ns
		· · · · · · · · · · · · · · · · · · ·		-		
LOW period of the SCL clock	tLOW		1300	-	-	ns
HIGH period of the SCL clock	tHIGH		600	-	-	ns
Data set-up time	tSU;DAT	-	100	-	-	ns
Data hold time	tHD;DAT		0		-	ns
SCL and SDA rise time	tr	Note 1.	20+0.1Cb	-	-	ns
SCL and SDA fall time	tf	Note 1.	20+0.1Cb	-	-	ns
Capacitive load represented by each bus line	Съ		-	-	400	pF
Set-up time for STOP condition	tSU;STO		600	-	-	ns
Tolerable spike width on bus	tSP		-	-	50	ns
Bus free time between START and STOP condition	tBUF		1300	-	-	ns
Noise margin at the LOW level for each connected device (including hysteresis)	VnL		0.1×VDD	-	-	v
Noise margin at the HIGH level for each connected device (including hysteresis)	VnH		0.2×VDD	-		v
Hs-mode	ł				*	
SCLH clock frequency	fS <sub>CLH</sub>		0	-	3.4	MHz
Set-up time(repeated) START condition	tSU;STA		160	-	-	ns
Hold time(repeated) START condition	tHD;STA		160	-	-	ns
LOW period of the SCLH clock	tLOW		160	-	-	ns
HIGH period of the SCLH clock	tHIGH		60	-	-	ns
Data set-up time	tSU;DAT		10	-		ns
Data hold time	tHD;DAT		20	-	70	ns
Rise time of the SCLH signal	trCL		10	-	-	ns
Rise time of the SCLH signal after the acknowledge bit	trCL1		10	-	-	ns
Fall time of the SCLH signal	tfCL		10	-	-	ns
Rise time of the SDAH signal	trDA		10	-	-	ns
Fall time of the SCLH signal	tfCL1		10	-	-	ns
Set-up time for STOP condition	tSU;STO		160	-	-	ns
Capacitive load for the SDAH and SCLH lines	Cb2		-	-	100	pF
Capacitive load for the SDAH and SCLH lines	Съ		-	-	400	pF
Tolerable spike width on bus	tSP		-	-	5	ns
Noise margin at the LOW level for each connected device (including hysteresis)	VnL		0.1×VDD	-	-	v
Noise margin at the HIGH level for each connected device (including hysteresis)	VnH		0.2×VDD	-	-	v

IR2E53Y7

Note 1: Cb=100pF total capacitance of one bus line.

Reference

### 14.1 I<sup>2</sup>C-Bus timing diagram





IR2E53Y7





IR2E53Y7

### Reference

### 15.INT signal timing characteristics

All specified output timings are based on 20% and 80% of VDD

Parameter	Symbol	measure condition	MIN.	TYP.	MAX.	unit
INT sigInal output width	tWINT		10	-	-	ms
Setup time from I2C stop condition to rising edge.of INT signal.	tSINT		4	-		ms
Hold time from rising edge of INT signal to I2C start condition.	tHINT		0	-	-	ns

### 15.1 INT signal timig chart



IR2E53Y7

#### 16 Package and packing specification

### Reference

[Applicability]

This specification applies to an IC package of the LEAD-FREE delivered as a standard specification.

1. Storage Conditions.

- 1-1. Storage conditions required before opening the dry packing.
  - Normal temperature :  $5 \sim 40^{\circ}$ C
  - Normal humidity : 80% (Relative humidity) max.
  - Storage period : One year max.
    - \*"Humidity" means "Relative humidity"

1-2. Storage conditions required after opening the dry packing.

In order to prevent moisture absorption after opening, ensure the following storage

- conditions apply:
- (1) Storage conditions for one-time soldering. (Convection reflow.<sup>\*1</sup>, IR/Convection reflow.<sup>\*1</sup>)
  - Temperature :  $5 \sim 25^{\circ}$ C
  - Humidity : 60% max.
  - Period : 96 hours max. after opening.

(2) Storage conditions for two-time soldering. (Convection reflow<sup>\*1</sup>, IR/Convection reflow.<sup>\*1</sup>)

- a. Storage conditions following opening and prior to performing the 1st reflow.
- Temperature : 5~25℃
- Humidity : 60% max.
- Period : 96 hours max. after opening.
- b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.
- Temperature : 5~25℃
- Humidity : 60% max.
- Period : 96 hours max. after completion of the 1st reflow.

<sup>\*1</sup>:Air or nitrogen environment.

1-3. Temporary storage after opening.

To re-store the devices before soldering, do so only once and use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The storage period, temperature and humidity must be as follows :

(1) Storage temperature and humidity.

X1 : External atmosphere temperature and humidity of the dry packing.

First opening	← X1 → Re	e sealing ← Y —	→ Re-opening	<b>▲</b> X2 —	→ Mounting
₩1 Temperature : 5~40°C Humidity : 80% max.	5~25℃ 60% max.		-	5∼25℃ 60% max.	O

(2) Storage period.

• Y

• X1+X2 : Refer to Section 1-2(1) and (2)a, depending on the mounting method.

: Two weeks max.

IR2E53Y7

### Reference

- 2. Baking Condition.
  - (1) Situations requiring baking before mounting.
    - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
    - Humidity indicator in the desiccant was already red (pink) when opened. (Also for re-opening.)
  - (2) Recommended baking conditions.
    - Baking temperature and period : 120+5/-0°C for 3~4 hours.
    - The above baking conditions apply since the embossed carrier tape are heat-resistant.
  - (3) Storage after baking.
    - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.

#### 3. Surface mount conditions.

The following soldering conditions are recommended to ensure device quality.

- 3-1.Soldering.
- (1) Convection reflow or IR/Convection reflow. (one-time soldering or two-time soldering in air or nitrogen environment)
  - Temperature and period :
    - A) Peak temperature.
    - B) Heating temperature.
    - C) Preheat temperature.
    - D) Temperature increase rate.
  - Measuring point : IC package surface.
  - Temperature profile :

250℃ max. 40 to 60 seconds as 220℃ It is 150 to 200℃, and is 120±30 seconds It is 1 to 3℃/seconds



3-2.Recommended heating condition for repair.

Pre heating :  $100^{\circ}$ C or more within 90 sec. from room temperature to  $90 \pm 30$  sec. Reflow heating : within ten sec. at a temperature of  $250^{\circ}$ C to  $260^{\circ}$ C (Please confirm not only melting solder of the repair area but also the back of the PCB.)

XUse of an "Under-fill"

Since the external terminals are arranged at intervals of 0.5mm, SHARP recommends use of appropriate "Under fill" to this product for high reliability.

IR2E53¥

### Reference

- 4. Condition for removal of residual flux.
  - (1) Washing method : dipping in the appropriate solvent and generating the circular flow (preferable)
  - (2) Washing time : It depends on the solvent performance.
  - (3) Solvent temperature : It depends on the solvent performance.
- 5. Package outline specification.
  - 5-1. Package outline.

Refer to the attached drawing.

(Body dimensions do not include burr of resin.)

5-2. LEAD FINISH or BALL TYPE LEAD FREE TYPE (Sn-3Ag-0.5Cu) XUse of an "Under-fill"

5-3. Package weight.

0.03g/pcs. About.

#### 6. Markings.

6-1. Marking details. (The information on the package should be given as follows.)

IR2E53

(1) Product name :

ww

- (2) Date code : (Example) YYWW XXXX YY
  - Denotes the production year. (Last two digits of the year.)
  - Denotes the production week.  $(01 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$
  - $XXXX \rightarrow$ Denotes the production ref. code.
- (3) "JAPAN" indicates the country of origin.

#### 6-2.Marking layout.

The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)





IR2E53Y7

## Reference



(3) The number of IC packages enclosed in the embossed carrier tape per reel should generally comply with the list given below.

Number of IC Packages/	Number of IC Packages/	Number of IC Packages/
Reel	Inner carton	Outer carton
2000 devices / Reel	2000 devices / Inner carton	

IR2E53<del>Y7</del>

## Reference

7-8.Indications

The following should be indicated on the taping reel and the packing carton.

• Part Number (Product Name) • Storage Quantity • Packed Date

• Manufacture's Name (SHARP)

Note : The IC taping direction is indicated by "EL " suffixed to the part number . EL : Equivalent to "L" of the JIS C 0806 standard..

7-9. Protection during transportation

The IC packages should have no deformation and deterioration of their electrical characteristics resulting from transportation.

#### 8. Precautions for use.

- (1) Please prevent a chemical and physical damage at the package handling.
  - Please do not put the stress which damages the terminal part and circuit formation side of external connection especially.
- (2) When opening the packing, please prepare the antistatic work stand and a human body should also work under static-stopper state.

Moreover, when dealing with a package, please ground a human body, an equipment, a work stand, and equipment electrically not to occur a static electricity.

- (3) When a package is mounted, it is required to use suitable assembly technology so that a electric, thermal and mechanical property can be maintained.
- (4) Please use a device within one year of the date of delivery.
- (5) As for chip off of device, width 0.2mm Max.Or length 1.0mm Max.Or depth 0.2mm Max. It does not exist.

#### 9. Chemical substance information in the product.

Product Information Notification based on Chinese law, Management Methods for Controlling Pollution by Electronic Information Products.

Names and Contents of the Toxic and Hazardous Substances or Elements in the Product

Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (Cr(VI))	Polybrominated Biphenyls (PBB)	Polybrominated Diphenyl Ethers (PBDE)
0	0	Ο.	0	· O	Ö

O : indicates that the content of the toxic and hazardous substance in all the homogeneous materials of the part is below the concentration limit requirement as described in SJ/T 11363-2006.

× : indicates that the content of the toxic and hazardous substance in at least one homogeneous material of the part exceeds the concentration limit requirement as described in SJ/T 11363-2006 standard.











