

# Dual RF PLL Frequency Synthesizers ADF4206/ADF4208

### FEATURES

ADF4206: 550 MHz/550 MHz ADF4208: 2.0 GHz/1.1 GHz 2.7 V to 5.5 V power supply Selectable charge pump supply (V<sub>P</sub>) allows extended tuning voltage in 3 V systems Selectable charge pump currents On-chip oscillator circuit Selectable dual modulus prescaler RF2: 32/33 or 64/65 RF1: 32/33 or 64/65 3-wire serial interface Power-down mode

### **APPLICATIONS**

Wireless handsets (GSM, PCS, DCS, CDMA, WCDMA) Base stations for wireless radio (GSM, PCS, DCS, CDMA, WCDMA) Wireless LANS Communications test equipment CATV equipment

### **GENERAL DESCRIPTION**

The ADF420x family of dual frequency synthesizers are used to implement local oscillators in the upconversion and downconversion sections of wireless receivers and transmitters. Each synthesizer consists of a low noise, digital, phase frequency detector (PFD); a precision charge pump; a programmable reference divider; programmable A and B counters; and a dual modulus prescaler (P/P + 1). The A (6-bit) and B (11-bit) counters, in conjunction with the dual modulus prescaler (P/P + 1), implement an N divider (N = BP + A). In addition, the 14-bit reference counter (R counter) allows selectable REFIN frequencies at the PFD input. The on-chip oscillator circuitry allows the reference input to be derived from crystal oscillators.

A complete phase-locked loop (PLL) can be implemented if the synthesizers are used with an external loop filter and voltage controlled oscillators (VCOs).

Control of all the on-chip registers is via a simple 3-wire interface. The devices operate with a power supply ranging from 2.7 V to 5.5 V and can be powered down when not in use.



#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2006 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features
Applications
General Description
Functional Block Diagram1
Revision History
Specifications
Timing Specifications
Timing Diagram
Absolute Maximum Ratings
Transistor Count
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
Circuit Description11
Reference Input Section11
RF Input Stage11
Prescaler11
A and B Counters11

### **REVISION HISTORY**

2/06—Rev. 0 to Rev. A	
Updated Format	Universal
Deleted ADF4207	Universal
Changes to Table 3	6
Changes to Function Description	7
Changes to Table 4	7
Changes to Figure 22 Caption	
Changes to Pulse Swallow Function	
Changes to Figure 29	15
Changes to Figure 31	
Updated Outline Dimensions	
Changes to Ordering Guide	

### 3/01—Revision 0: Initial Version

Pulse Swallow Function11
R Counter 11
Phase Frequency Detector (PFD) and Charge Pump12
MUXOUT and Lock Detect12
Lock Detect 12
Input Shift Register12
Program Modes18
Power-Down
IF Section (RF2)
RF Section (RF1)19
Applications Section
Local Oscillator for GSM Handset Receiver
Local Oscillator for WCDMA Receiver
Interfacing 22
ADuC812 Interface
ADSP-2181 Interface22
Outline Dimensions
Ordering Guide24

### **SPECIFICATIONS**

 $V_{DD1} = V_{DD2} = 3 \text{ V} \pm 10\%, 5 \text{ V} \pm 10\%; V_{DD1}, V_{DD2} \le V_P1, V_P2 \le 6.0 \text{ V}; AGND_{RF1} = DGND_{RF1} = AGND_{RF2} = DGND_{RF2} = 0 \text{ V}; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}; dBm referred to 50 \Omega.$ 

Parameter	<b>B Version</b> <sup>1</sup>	B Chips <sup>2</sup>	Unit	<b>Test Conditions/Comments</b>
RF/IF CHARACTERISTICS (3 V)				See Figure 22 for input circuit
RF1 Input Frequency (RF1ℕ)				
ADF4206	0.05/0.55	0.05/0.55	GHz min/max	For f < 50 MHz ensure SR > 23 V/µs
ADF4208	0.08/2.0	0.08/2.0	GHz min/max	For f < 50 MHz ensure SR > 37 V/ $\mu$ s
RF Input Sensitivity	-15/+4	-15/+4	dBm min/max	
IF Input Frequency (RF2 <sub>IN</sub> )				
ADF4206	0.05/0.55	0.05/0.55	GHz min/max	For f < 50 MHz ensure SR > 23 V/µs
ADF4208	0.08/1.1	0.08/1.1	GHz min/max	For f < 50 MHz ensure SR > 37 V/µs
IF Input Sensitivity	-15/+4	-15/+4	dBm min/max	
Maximum Allowable Prescaler	165	165	MHz max	
Output Frequency <sup>3</sup>				
RF CHARACTERISTICS (5 V)				
RF1 Input Frequency (RF1 <sub>ℕ</sub> )				
ADF4206	0.05/0.55	0.05/0.55	GHz min/max	For f < 50 MHz ensure SR > 32 V/µs
ADF4208	0.08/2.0	0.08/2.0	GHz min/max	For f < 50 MHz ensure SR > 51 V/µs
RF Input Sensitivity	-10/+4	-10/+4	dBm min/max	
IF Input Frequency (RF2 <sub>IN</sub> )			MHz min/max	
ADF4206	0.05/0.55	0.05/0.55	GHz min/max	For f < 50 MHz ensure SR > 32 V/µs
ADF4208	0.08/1.1	0.08/1.1	GHz min/max	For f < 50 MHz ensure SR > 51 V/µs
IF Input Sensitivity	-10/+4	-10/+4	dBm min/max	
Maximum Allowable Prescaler	200	200	MHz max	
Output Frequency <sup>3</sup>				
REFIN CHARACTERISTICS				
REFIN Input Frequency	5/40	5/40	MHz min/max	For f < 5 MHz ensure SR > 9 V/μs
REFIN Input Sensitivity <sup>4</sup>	-2	-2	dBm min	
REFIN Input Capacitance	10	10	pF max	
REFIN Input Current	±100	±100	μA max	
PHASE DETECTOR				
Phase Detector Frequency⁵	55	55	MHz max	
CHARGE PUMP				
I <sub>CP</sub> Sink/Source				
High Value	5	5	mA typ	
Low Value	1.25	1.25	mA typ	
Absolute Accuracy	2.5	2.5	% typ	
IcP Three-State Leakage Current	1	1	nA typ	
LOGIC INPUTS				
V <sub>INH</sub> , Input High Voltage	$0.8 \times V_{\text{DD}}$	$0.8 \times V_{\text{DD}}$	V min	
V <sub>INL</sub> , Input Low Voltage	$0.2 \times V_{\text{DD}}$	$0.2 \times V_{\text{DD}}$	V max	
I <sub>INH</sub> /I <sub>INL</sub> , Input Current	±1	±1	μA max	
C <sub>IN</sub> , Input Capacitance	10	10	pF max	
LOGIC OUTPUTS				
V <sub>он</sub> , Output High Voltage	$V_{\text{DD}} - 0.4$	$V_{\text{DD}} - 0.4$	V min	І <sub>ОН</sub> = 500 μА
V <sub>OL</sub> , Output Low Voltage	0.4	0.4	V max	$I_{OL} = 500 \ \mu A$

Parameter	<b>B Version</b> <sup>1</sup>	B Chips <sup>2</sup>	Unit	<b>Test Conditions/Comments</b>				
POWER SUPPLIES								
V <sub>DD</sub> 1	2.7/5.5	2.7/5.5	V min/V max					
V <sub>DD</sub> 2	V <sub>DD</sub> 1	V <sub>DD</sub> 1						
VP	V <sub>DD</sub> 1/6.0	V <sub>DD</sub> 1/6.0	V min/V max	$V_{\text{DD}}1, V_{\text{DD}}2 \leq V_{\text{P}}1, V_{\text{P}}2 \leq 6.0 \text{ V}$				
$I_{DD} (I_{DD}1 + I_{DD}2)^6$								
ADF4206	14	14	mA max	9.5 mA typical at $V_{DD} = 3 V$ , $T_A = 25^{\circ}C$				
ADF4208	21	21	mA max	14 mA typical at $V_{DD} = 3 V$ , $T_A = 25^{\circ}C$				
I <sub>DD</sub> 1								
ADF4206	8	8	mA max	5.5 mA typical at $V_{DD} = 3 V$ , $T_A = 25^{\circ}C$				
ADF4208	14	14	mA max	9 mA typical at $V_{DD} = 3 V$ , $T_A = 25^{\circ}C$				
I <sub>DD</sub> 2								
ADF4206	7.5	7.5	mA max	5 mA typical at $V_{DD}$ = 3 V, $T_A$ = 25°C				
ADF4208	9	9	mA max	5.5 mA typical at $V_{DD} = 3 V$ , $T_A = 25^{\circ}C$				
I <sub>P</sub> (I <sub>P</sub> 1 + I <sub>P</sub> 2)	1	1	mA max	$T_A = 25^{\circ}C$				
Low Power Sleep Mode	0.5	0.5	μA typ					
NOISE CHARACTERISTICS								
Normalized Phase Noise Floor (RF1) <sup>7</sup>								
ADF4206	-213	-213	dBc/Hz typ					
ADF4208	-217	-217	dBc/Hz typ					
Phase Noise Performance <sup>8</sup>				@ VCO output				
ADF4206 (RF1, RF2)	-92	-92	dBc/Hz typ	@ 540 MHz output, 200 kHz at PFD				
ADF4208 (RF1)	-85	-85	dBc/Hz typ	@ 1750 MHz output, 200 kHz at PFD				
ADF4208 (RF1)	-91	-91	dBc/Hz typ	@ 900 MHz output, 200 kHz at PFD				
Spurious Signals								
RF1, RF2 (20 kHz Loop B/W)	-80/-84	-80/-84	dB typ	@ 200 kHz/400 kHz offsets and 200 kHz PFD				

<sup>1</sup> Operating temperature range for B version: -40°C to +85°C.

<sup>2</sup> The B chip specifications are given as typical values. <sup>3</sup> This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that is less than this value.

<sup>4</sup> AC coupling ensures AV<sub>DD</sub>/2 bias.  $V_{DD}1 = V_{DD}2 = 3$  V; For  $V_{DD}1 = V_{DD}2 = 5$  V, use CMOS-compatible levels.

<sup>5</sup> Guaranteed by design. Sample tested to ensure compliance.

<sup>6</sup> Typical values apply for  $V_{DD} = 3 \text{ V}$ ; P = 32;  $RF1_{\mathbb{N}}1/RF2_{\mathbb{N}}2$  for ADF4206 = 540 MHz;  $RF1_{\mathbb{N}}1/RF2_{\mathbb{N}}2$  for ADF4208 = 900 MHz. <sup>7</sup> The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider value) and 10 log  $F_{PFD}$ .  $PN_{SYNTH} = PN_{TOT} - 10 \log F_{PFD} - 20 \log N$ .

<sup>8</sup> The phase noise is measured at 1 kHz, unless otherwise noted. The phase noise is measured with the EVAL-ADF4206EB or the EVAL-ADF4208EB evaluation board and the HP8562E spectrum analyzer. The spectrum analyzer provides the REFIN for the synthesizer (fREFOUT = 10 MHz @ 0 dBm).

### TIMING SPECIFICATIONS

 $V_{DD1} = V_{DD2} = 3 V \pm 10\%, 5 V \pm 10\%; V_{DD1}, V_{DD2} \le V_P1, V_P2 \le 6.0 V; AGND_{RF1} = DGND_{RF1} = AGND_{RF2} = DGND_{RF2} = 0 V; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted; dBm referred to 50 } \Omega.$ 

#### Table 2.

Parameter <sup>1</sup>	Limit at T <sub>MIN</sub> to T <sub>MAX</sub> (B Version)	Unit	Test Conditions/Comments	
t <sub>1</sub>	10	ns min	DATA to CLK setup time	
t <sub>2</sub>	10	ns min	DATA to CLK hold time	
t₃	25	ns min	CLK high duration	
t4	25	ns min	CLK low duration	
t <sub>5</sub>	10	ns min	CLK to LE setup time	
t <sub>6</sub>	20	ns min	LE pulse width	

<sup>1</sup> Guaranteed by design but not production tested.

### **TIMING DIAGRAM**



Figure 2. Timing Diagram

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$  unless otherwise noted.<sup>1</sup>

Table 3.	
Parameter	Ratings
V <sub>DD</sub> 1 to GND <sup>2</sup>	–0.3 V to +7 V
$V_{DD}1$ to $V_{DD}2$	–0.3 V to +0.3 V
$V_P1$ , $V_P2$ to GND	–0.3 V to +7 V
V <sub>P</sub> 1, V <sub>P</sub> 2 to V <sub>DD</sub> 1	–0.3 V to +5.5 V
Digital I/O Voltage to GND	$-0.3V$ to $DV_{\text{DD}}$ + 0.3 V
Analog I/O Voltage to GND	–0.3 V to VP + 0.3 V
OSCIN, OSCOUT, RF1IN (A, B),	
RF2 <sub>IN</sub> (A, B) to GND	$-0.3$ V to $V_{\text{DD}}$ + 0.3 V
RF <sub>IN</sub> A to RF <sub>IN</sub> B (RF1, RF2)	±320 mV
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Maximum Junction Temperature	150°C
TSSOP θ <sub>JA</sub> Thermal Impedance	112°C/W
LFCSP $\theta_{JA}$ Thermal Impedance	30.4°C/W
(Paddle Soldered)	
Reflow Soldering	
Peak Temperature (40 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **TRANSISTOR COUNT**

11,749 (CMOS) and 522 (Bipolar).

 $^1$  This device is a high performance RF integrated circuit with an ESD rating of  $<\!2\,k\Omega$  and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

 $^{2}$  GND = AGND = DGND = 0 V.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. 16-Lead TSSOP Pin Configuration



Figure 4. 20-Lead TSSOP Pin Configuration

### Table 4. Pin Function Descriptions

ADF4206	ADF4208		
Pin No.	Pin No.	Mnemonic	Description
1	1	V <sub>DD</sub> 1	Positive Power Supply for the RF1 Section. A 0.1 $\mu$ F capacitor is connected between this pin and DGND <sub>RF1</sub> (the RF1 ground pin). V <sub>DD</sub> 1 should have a value of between 2.7 V and 5.5 V. V <sub>DD</sub> 1 must have the same potential as V <sub>DD</sub> 2.
2	2	V <sub>P</sub> 1	Power Supply for the RF1 Charge Pump. This is greater than or equal to $V_{DD}$ .
3	3	CP <sub>RF1</sub>	Output from the RF1 Charge Pump. This is normally connected to a loop filter that drives the input to an external VCO.
4	4	DGND <sub>RF1</sub>	Ground Pin for the RF1 Digital Circuitry.
5	5	RF1 <sub>IN</sub> /RF1 <sub>IN</sub> A	Input to the RF1 Prescaler. This low level input signal is taken from the RF1 VCO.
6	8	OSC <sub>IN</sub>	Oscillator Input. It has a V <sub>DD</sub> /2 threshold and is driven from an external CMOS or TTL logic gate.
7	9	OSCOUT	Oscillator Output.
8	10	MUXOUT	This multiplexer output allows the IF/RF lock detect, the scaled RF, or the scaled reference frequency external access. See Figure 30.
9	11	CLK	Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 22-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
10	12	DATA	Serial Data Input. The serial data is loaded MSB first with the two LSBs as the control bits. This input is a high impedance CMOS input.
11	13	LE	Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches, the latch being selected using the control bits.
12	16	RF2in/RF2inA	Input to the RF2 Prescaler. This low level input signal is normally ac-coupled to the external VCO.
13	17	DGND <sub>RF2</sub>	Ground Pin for the RF2, Digital, Interface, and Control Circuitry.
14	18	CP <sub>RF2</sub>	Output from the RF2 Charge Pump. This is normally connected to a loop filter that drives the input to an external VCO.
15	19	V <sub>P</sub> 2	Power Supply for the RF2 Charge Pump. This is greater than or equal to $V_{DD}$ .
16	20	V <sub>DD</sub> 2	Positive Power Supply for the RF2, Interface, and Oscillator Sections. A 0.1 $\mu$ F capacitor is connected between this pin and DGND <sub>RF2</sub> (the RF2 ground pin). V <sub>DD</sub> 2 has a value between 2.7 V and 5.5 V. V <sub>DD</sub> 2 must have the same potential as V <sub>DD</sub> 1.
N/A	6	RF1 <sub>IN</sub> B	Complementary Input to the RF1 Prescaler of the ADF4208. This point is decoupled to the ground plane with a small bypass capacitor.
N/A	7	AGND <sub>RF1</sub>	Ground Pin for the RF1 Analog Circuitry.
N/A	14	AGND <sub>RF2</sub>	Ground Pin for the RF2 Analog Circuitry.
N/A	15	RF2 <sub>IN</sub> B	Complementary Input to the RF2 Prescaler. This point is decoupled to the ground plane with a small bypass capacitor.

# **TYPICAL PERFORMANCE CHARACTERISTICS**

FREQ-I GH		TYPE DATA-FC		KEYWORD IN R	IPEDANCE (Ω) 50	
FREQ 0.0 0.15 0.35 0.45 0.55 0.65 0.75 0.85 0.95 1.05 1.15 1.25	MAGS11 0.9653646793 0.9653646793 0.9533621785 0.953757706 0.929831379 0.908459709 0.8974303634 0.876662863 0.849338092 0.8548403269 0.841838714 0.840354983 0.822165839	ANGS11 -3.130429321 -6.666426265 -11.19913586 -15.35637483 -20.3793432 -22.69144845 -27.07001443 -31.82240763 -33.68058163 -38.57674885 -41.48606772 -45.97597958 -49.19163116	FREQ 1.35 1.45 1.55 1.65 1.75 1.85 2.05 2.15 2.25 2.45 2.45 2.55	MAGS11 0.816886550 0.825983016 0.770543186 0.770543186 0.745765233 0.745765233 0.74576489 0.743594889 0.713387801 0.7113578577 0.6898487131 0.689871818 0.668353367	ANGS11 -51.80711782 -56.20373378 -61.21554647 -61.88187496 -65.39516615 -69.24884474 -71.21608147 -78.33169347 -78.331674 -81.71934606 -85.49067481 -88.41958754 -91.70921678	

Figure 5. S-Parameter Data for the ADF4208 RF1 Input (Up to 2.5 GHz)



Figure 6. ADF4208 RF1 Phase Noise (900 MHz, 200 kHz, 20 kHz)



Figure 7. ADF4208 RF1 Phase Noise (900 MHz, 200 kHz, 20 kHz)



Figure 8. ADF4208 RF1 Reference Spurs (900 MHz, 200 kHz, 20 kHz)



Figure 9. ADF4208 RF1 Integrated Phase Noise (900 MHz, 200 kHz, 20 kHz)



Figure 10. ADF4208 RF1 Integrated Phase Noise (900 MHz, 200 kHz, 35 kHz)



Figure 11. ADF4208 RF1 Reference Spurs (900 MHz, 200 kHz, 35 kHz)



Figure 12. ADF4208 RF1 Phase Noise (1750 MHz, 30 kHz, 3 kHz)



Figure 13. ADF4208 RF1 Integrated Phase Noise (1750 MHz, 30 kHz, 3 kHz)



Figure 14. ADF4208 RF1 Reference Spurs (1750 MHz, 30 kHz, 3 kHz)













Figure 18. ADF4208 RF1 Reference Spurs vs. V<sub>TUNE</sub> (900 MHz, 200 kHz, 20 kHz)



Figure 19. ADF4208 RF2 Phase Noise vs. PFD Frequency



Figure 20. DI<sub>DD</sub> vs. Prescaler Output Frequency RF1 and RF2 (All Models)



Figure 21. ADF4206/ADF4208 AIDD vs. Prescaler Value (RFI)

# **CIRCUIT DESCRIPTION**

### **REFERENCE INPUT SECTION**

The reference input stage is shown in Figure 22. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed and SW1 and SW2 are opened. Typical recommended external components are shown in Figure 22.



Figure 22. Reference Input Stage

### **RF INPUT STAGE**

The RF input stage is shown in Figure 23. It is followed by a 2-stage limiting amplifier to generate the CML clock levels needed for the prescaler.



### PRESCALER

The dual modulus prescaler (P/P + 1), along with the A and B counters, enables the large division ratio, N, to be realized (N = BP + A). This prescaler, operating at CML levels, takes the clock from the RF input stage and divides it down to a manageable frequency for the CMOS A and B counters. It is based on a synchronous 4/5 core.

The prescaler is selectable. Both RF1 and RF2 can be set to either 32/33 or 64/65. DB20 of the AB counter latch selects the value. See Figure 29 and Figure 31.

### A AND B COUNTERS

The A and B CMOS counters combine with the dual modulus prescaler to allow a wide ranging division ratio in the PLL feedback counter. The devices are guaranteed to work when the prescaler output is 200 MHz or less.

### PULSE SWALLOW FUNCTION

The A and B counters, in conjunction with the dual modulus prescaler, make it possible to generate output frequencies that are spaced only by the reference frequency divided by R. The equation for the VCO frequency is

$$f_{VCO} = [(P \times B) + A] \times f_{REFIN}/R$$

where:

- $f_{VCO}$  is the output frequency of the external voltage controlled oscillator (VCO).
- *P* is the preset modulus of the dual modulus prescaler (32/33, 64/65).
- *B* is the preset divide ratio of the binary 11-bit counter (2 to 2047).
- *A* is the preset divide ratio of the binary 6-bit A counter (0 to 63).
- $f_{REFIN}$  is the output frequency of the external reference frequency oscillator.
- *R* is the preset divide ratio of the binary 14-bit programmable reference counter (1 to 16,383).

### **R COUNTER**

The 14-bit R counter allows the input reference frequency to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 16,383 are allowed.



Figure 24. A and B Counters

# PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP

The PFD takes inputs from the R counter and N counter (N = BP + A) and produces an output proportional to the phase and frequency difference between them. Figure 25 is a simplified schematic.



The PFD includes a delay element that sets the width of the antibacklash phase. The typical value for this in the ADF420x family is 3 ns. The pulse ensures that there is no dead zone in the PFD transfer function and minimizes phase noise and reference spurs.

### MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4206 family allows the user to access various internal points on the chip. The state of MUXOUT is controlled by P3, P4, P11, and P12. See Figure 28 and Figure 30. Figure 26 shows the MUXOUT circuit in block diagram form.





### LOCK DETECT

MUXOUT can be programmed for analog lock detect. The N-channel open-drain analog lock detect is operated with an external pull-up resistor of 10 k $\Omega$  nominal. When lock is detected, it is high with narrow, low going pulses.

### **INPUT SHIFT REGISTER**

The functional block diagram for the ADF420x family is shown in Figure 1. The main blocks include a 22-bit input shift register, a 14-bit R counter, and a 17-bit N counter, comprising a 6-bit A counter and an 11-bit B counter. Data is clocked into the 22-bit shift register on each rising edge of CLK. The data is clocked in MSB first. Data is transferred from the shift register to one of four latches on the rising edge of LE. The destination latch is determined by the state of the two control bits (C2, C1) in the shift register. These are the two LSBs (DB1, DB0) as shown in the timing diagram of Figure 2.

Table 5 is the truth table for these bits.

Table	Table 5. C2, C1 Truth Table											
Cont	rol Bits											
C2	C1	Data Latch										
0	0	RF2 R counter										
0	1	RF2 AB counter (and prescaler select)										
1	0	RF1 R counter										
1	1	RF1 AB counter (and prescaler select)										

#### **RF2 REFERENCE COUNTER LATCH**

RF2 F <sub>0</sub>	RF2 LOCK DETECT	THREE-STATE CP <sub>RF2</sub>	RF2 CP GAIN	RF2 PD POLARITY	NOT USED		14-BIT REFERENCE COUNTER, R										CONTROL BITS	
DB21	DB20	DB19	DB18	DB17	DB16	DB15	B15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2									DB1	DB0	
P4	P3	P2	P5	P1		R14	14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1										C2 (0)	C1 (0)

#### **RF2 AB COUNTER LATCH**

RF2 POWER-DOWN	RF2 PRESCALER	11-BIT B COUNTER							NOT USED		6-	BIT A C	OUNTE	R		CONTROL BITS					
DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P7	P6	B11	B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1										A6	A5	A4	A3	A2	A1	C2 (0)	C1 (0)	

### **RF1 REFERENCE COUNTER LATCH**

RF1 F <sub>0</sub>	RF1 LOCK DETECT	THREE-STATE CP <sub>RF1</sub>	RF1 CP GAIN	RF1 PD POLARITY	NOT USED					1	4-BIT RE	FEREN	CE COU	INTER, I	R						TROL TS
DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P12	P11	P10	P13	Р9		R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (1)	C1 (0)

#### **RF1 AB COUNTER LATCH**

RF1 POWER-DOWN	RF1 PRESCALER					11-E	віт в сс	DUNTER	!				NOT USED		6-	BIT A C	OUNTE	R			TROL TS	
DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	6
P16	P14	B11	B10	В9	B8	B7	B6	B5	B4	B3	B2	B1		A6	A5	A4	A3	A2	A1	C2 (1)	C1 (1)	01036-02

Figure 27. ADF4206 Family Latch Summary

								RF2	REFE	RENG	E CO	UNTE	R LAT	сн							
RF2 F <sub>O</sub>	RF2 LOCK DETECT	THREE-STATE CP <sub>RF2</sub>	RF2 CP GAIN	RF2 PD POLARITY						1,	4-BIT RE	FEREN	CE COU	INTER,	R					CON <sup>.</sup> Bi	
DB21	DB20		DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P4	P3	P2	P5	P1		R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (0)	C1 (0)
								R14		R13	R	12	1		R3	R	2	R1		חועום	RATIO
								0		0	0	12			0	0		1		1	
								0		0	0				0	1		0		2	
								0 0		0 0	0 0				0 1	1		1 0		3 4	
																				4	
															:						
								1		1	1				1	0		0		16380	
								1		1	1				1	0		1		16381	
								1		1	1				1	1		0		16382	
								1		1	1				1	1		1		16383	
		P2 0 1 F1RL 0 0 X X 1 1 1 X X 0 0 1 1	01 NC TH	4.3	P 25mA 375mA	POLAI GATIVI DSITIVE	E	RF2 RE RF2 N I RF1 AN RF1/RF RF1 RE RF1 RE FAST L AND CC RF2 CC RF1 CC	LOW S IALOG FEREN DIVIDEF IALOG 2 ANAL FEREN DIVIDEF OCK O ONNEC DUNTEF DUNTEF	LOCK E CE DIV OUTP LOCK E .OG LO CE DIV UTPUT TED TO RESE RESE	DETECT CK DET IDER SWITCH MUXOU	JTPUT ECT I ON JT									

Figure 28. RF2 Reference Counter Latch Map

01036-031

01036-032

RF2 A	AB CO	UNTER	LATCH

RF2 POWER- DOWN	RF2 PRESCALER					11-В	ІТ В СО	UNTER							6-	BIT A C	OUNTE	R			TROL TS
B21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
<b>P</b> 7	P6	B11	B10	В9	B8	B7	B6	B5	B4	B3	B2	B1		A6	A5	A4	A3	A2	A1	C2 (0)	C1 (1)
									F								,				
										A6	A5		A4		A3	A2	2	A1		A COU DIVIDE	NTER RATIO
										х	Х		0		0	0		0		0	
										X X	x x		0 0		0 0	0		1 0		1 2	
ĺ										x	x		0		0	1 1		1		2	
										•	·		•		•	•		•			
										X	X		1		1	1		0		14	
										x	х		1		1	1		1		15	
		B1 0 0	1	<u>B10</u> 0 0	)	B9 0 0			<u>B3</u> 0 0	1	B2 0 0		<u>B1</u> 0 1	NC	COUNT OT ALLO	OWED	DE RAI	10			
		0		0		0			0		1		0	2							
		0		0		0			0		1		1	3							
									:												
		•		•		·			•		•		•								
		1		1		1			1		0		0	20	44						
		1		1		1			1		0		1	20	45						
		1		1		1			1		1		0	20	46						
		1		1		1			1		1		1	20	47						
<b>V</b>			64/65 32/33																		
			AL OPE R-DOW		N															ST BE G	

Figure 29. RF2 AB Counter Latch Map

<b>RF1 REFERENCE COUNTER LATCH</b>
------------------------------------

RF1 F <sub>0</sub>	RF1 LOCK DETECT	THREE-STATE CP <sub>RF1</sub>	RF1 CP GAIN	RF1 PD POLARITY						1	4-BIT RE	FEREN	CE COU	INTER,	R						TROL TS
DB21		DB19		DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P12	P11	P10	P13	P9		R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	C2 (1)	C1 (0)
							_														
							- H-	R14		R13 0		12			R3 0	R	2	R1 1			E RATIO
								0		0	0 0				0	1		0		1 2	
								0		0	0				0	1		1		3	
								0		0	0				1	0		0		4	
								•		•	•				•	•		•		·	
								•		•	•				•	•		•		•	
								1		1	1				1	0		0		16380	
								1		1	1				1	0		1		16381	
								1		1	1				1	1		0		16382	
								1		1	1				1	1		1		16383	
				♥ 9 0 1	NE	POLAF GATIVE SITIVE															
		P10 0 1	NO	0 1 1 <u>CP</u> 1.2! 4.3	5 mA 75 mA	GATIVE															
	1	0	0 1 CH NO	0 1 1.2 4.3 ARGE PRMAL	5 mA 75 mA			]													
P12	7	0 1	0 1 CH NO TH	0 1 1 1.24 4.35 NARGE DRMAL REE-S	PUMP TATE		T														
<u>P12</u> 0	1	0 1 P11 0	0 1 CH NO TH	0 1 1.24 4.3 NARGE NARGE NAL REE-S P4 FROM 0	PUMP TATE		T 		W STAT												
0 0	,	0 1 P11 0 0	0 1 NO TH	0 1 1.24 4.33 MARGE RMAL REE-S P4 FROM 0 0	F MA 5 mA 5 mA 75 mA		T MU LO RF	GIC LO 2 ANAL	OG LO	CK DET											
0 0 0	,	0 1 P11 0 X	0 1 CH NO TH	0 1 1.22 4.33 MARGE RMAL REE-S P4 FROM 0 0 1	NE       5 mA       75 mA       75 mA       PUMP       TATE       F       RF2 R       (1)		T MU RF RF	GIC LO 2 ANAL 2 REFE	OG LO	CK DET DIVIDE	ECT R OUTP	υτ									
0 0	1	0 1 P11 0 0	0 1 CH NO TH	0 1 1.24 4.33 MARGE RMAL REE-S P4 FROM 0 0	F MA 5 mA 5 mA 75 mA	GATIVE SITIVE	T MU LO RF RF	GIC LO 2 ANAL 2 REFE 2 N DIV	OG LO	CK DET DIVIDE UTPUT	R OUTP	PUT									
0 0 0 0 0	1	0 1 911 0 0 X X 1 1	0 1 CH NC TH	0 1 1.24 4.37 ARGE RMAL REE-S P4 FROM 0 0 1 1 1 0 0	PUMP F TATE		T LO RF RF RF RF	GIC LO 2 ANAL 2 REFE 2 N DIV 1 ANAL 1/RF2 A	OG LOO RENCE IDER O OG LOO NALOG	CK DET DIVIDE UTPUT CK DET G LOCK	R OUTP ECT DETEC <sup>-</sup>										
0 0 0 0 0 1	1	0 1 911 0 0 X X 1 1 X	0 1 CH NO TH	0 1 1.24 4.33 ARGE RMAL REE-S P4 FROM 0 0 1 1 0 0 0 0 0	NE         PO           5 mA         75 mA           75 mA         75 mA           TATE           RF2 R           0         1           0         1           0         1	GATIVE SITIVE OUTPU	T LO RF RF RF RF RF	GIC LO 2 ANAL 2 REFE 2 N DIV 1 ANAL 1/RF2 A 1 REFE	OG LO RENCE IDER O OG LO NALOG RENCE	CK DET DIVIDE UTPUT CK DET G LOCK	R OUTP ECT DETEC <sup>-</sup>										
0 0 0 0 0	1	0 1 911 0 0 X X 1 1	0 1 CH NQ TH	0 1 1.24 4.37 ARGE RMAL REE-S P4 FROM 0 0 1 1 1 0 0	PUMP TATE	GATIVE SITIVE	T MU RF RF RF RF RF RF	GIC LO 2 ANAL 2 REFE 2 N DIV 1 ANAL 1/RF2 A 1 REFE 1 N DIV	OG LOG RENCE IDER O OG LOG NALOG RENCE IDER	CK DET DIVIDE UTPUT CK DET LOCK DIVIDE	R OUTP ECT DETEC <sup>-</sup>	т									
0 0 0 0 1 1	1	0 1 0 0 X X 1 1 X X 0	0 1 CH NC TH	0 1 I <sub>CP</sub> 1.24 4.3 RARGE RMAL REE-S P4 FROM 0 0 1 1 0 0 0 1 1	NE         PO           5 mA         75 mA           75 mA         75 mA           TATE         10 mB           RF2 R         0 mB           1         0 mB           1         0 mB           1         0 mB           1         0 mB	GATIVE SITIVE OUTPU	T MU LO RF RF RF RF FA AN	GIC LO 2 ANAL 2 REFE 2 N DIV 1 ANAL 1/RF2 A 1 REFE 1 N DIV ST LOC D CONI	OG LOG RENCE IDER O OG LOG NALOG RENCE IDER K OUTI	CK DET DIVIDE UTPUT CK DET S LOCK DIVIDE PUT SW D TO MU	R OUTP ECT DETEC <sup>-</sup> R	т									
0 0 0 0 0 1 1	1	0 1 0 0 X X 1 1 X X X	0 1 CH NG TH	0 1 1.2(1) 1.2(1) 1.2(1) 1.2(1) 4.3(1) RARGE PA FROM 0 0 1 1 1 0 0 0 0 0 0 0 0	F RF2 R C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1	GATIVE SITIVE	T MU LO RF RF RF RF RF RF RF RF RF RF RF RF	GIC LO 2 ANAL 2 REFE 2 N DIV 1 ANAL 1/RF2 A 1 REFE 1 N DIV ST LOC D CONI 2 COUN	OG LOG RENCE IDER O OG LOG NALOG RENCE IDER X OUTI	CK DET DIVIDE UTPUT CK DET LOCK DIVIDE PUT SW D TO MU ESET	R OUTP ECT DETEC <sup>-</sup> R	т									

Figure 30. RF1 Reference Counter Latch Map

01036-033

**RF1 AB COUNTER LATCH** 

RF1 POWER- DOWN	RF1 PRESCALER						11-BIT E	3 COUN	TER						6-	BIT A C	OUNTE	R			TROL TS
DB21	DB20	DB19	DB18	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
P16	P14	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1		A6	A5	<b>A</b> 4	A3	A2	A1	C2 (1)	C1 (1)
							,		A 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	6	A5 0 0 0 1 1		A4 0 0 0 1 1	A: 0 0 0 1 1	3	A2 0 1 1 1 1		A1 0 1 1 0 1		2	
		-	B11 0		B10 0	E 0	89			B3 0	<u>В</u>	2	<u>B1</u> 0			JNTER		RATIO	_		
			0		0	0				0	0		1		NOT A	LLOW					
			0 0		0 0	0				0 0	1		0 1		2 3						
			÷							÷											
			1		1	1			••••	1	0		0		2044						
			1		1	1			••••	1	0		1		2045						
			1		1	1				1	1		0		2046						
	▼ 1		1 RF1 P 64/65 32/33	RESCA	1 NLER	1				1	1		1		2047						
• •16		RF1 S	ECTION	1																	
)			AL OP		N											<b>↓</b>				↓	
1		FUVE		*14	]							THA	BP + A, I N OR EC <sub>MIN</sub> IS (F	QUAL T	ESCALI O A. FC	ER VAL	UE SET TINUOU	BY P6	. B MUS DJACEI	T BE GF	REATER ES OF

Figure 31. RF1 AB Counter Latch Map

### **PROGRAM MODES**

Figure 28 and Figure 30 show how to set up the program modes in the ADF420x family. Three points should be noted:

- RF2 and RF1 analog lock detect indicate when the PLL is in lock. When the loop is locked and either RF2 or RF1 analog lock detect is selected, the MUXOUT pin shows a logic high with narrow, low going pulses. When the RF2/RF1 analog lock detect is chosen, the locked condition is indicated only when both RF2 and RF1 loops are locked.
- 2. The RF2 counter reset mode resets the R and AB counters in the RF2 section and also puts the RF2 charge pump into three-state. The RF1 counter reset mode resets the R and AB counters in the RF1 section and also puts the RF1 charge pump into three-state. The RF2 and RF1 counter reset mode resets the R and AB counters on both the RF1 and RF2 simultaneously.

Upon removal of the reset bits, the AB counter resumes counting in close alignment with the R counter (maximum error is one prescaler output cycle).

3. The fast lock mode uses MUXOUT to switch a second loop filter damping resistor to ground during fast lock operation. Activation of fast lock occurs whenever the RF1 CP gain in the RF1 reference counter is set to one.

### **POWER-DOWN**

It is possible to program the ADF420x family for either synchronous or asynchronous power-down on either the RF2 or RF1 side.

### Synchronous RF2 Power-Down

Programming a 1 to P7 of the ADF420x family initiates a power-down. If P2 of the ADF420x family has been set to 0 (normal operation), a synchronous power-down is conducted. The device automatically puts the charge pump into three-state and completes the power-down.

### Asynchronous RF2 Power-Down

If P2 of the ADF420x family has been set to 1 (three-state the RF2 charge pump), and P7 is subsequently set to 1, an asynchronous power-down is conducted. The device enters power-down on the rising edge of LE latching the 1 to P7 (the RF2 power-down bit).

### Synchronous RF1 Power-Down

Programming a 1 to P16 of the ADF420x family initiates a power-down. If P10 of the ADF420x family is set to 0 (normal operation), a synchronous power-down is conducted. The device automatically puts the charge pump into three-state and completes the power-down.

### Asynchronous RF1 Power-Down

If P10 of the ADF420x family is set to 1 (three-state the RF1 charge pump), and P16 is subsequently set to 1, an asynchronous power-down occurs. The device goes into power-down on the rising edge of LE latching the 1 to P16 (the RF1 power-down bit).

Activation of either synchronous or asynchronous power-down forces the R and N dividers of the RF2/RF1 loop to their load state conditions, and the RF2/RF1 input section is debiased to a high impedance state.

The reference oscillator circuit is only disabled if both the RF2 and RF1 power-downs are set.

The input register and latches remain active and are capable of loading and latching data during all power-down modes.

The RF2/RF1 section of the devices returns to normal powered up operation immediately upon LE latching a 0 to the appropriate power-down bit.

### IF SECTION (RF2) Programmable RF2 Reference (R) Counter

If Control Bit C2 and Control Bit C1 are 0 and 0, the data is transferred from the input shift register to the 14-bit RF2 R counter. Figure 28 shows the input shift register data format for the RF2 R counter and the divide ratios that are possible.

### **RF2** Phase Detector Polarity

P1 sets the RF2 phase detector polarity. When the RF2 VCO characteristics are positive, this is set to 1. When they are negative, it is set to 0. See Figure 28.

### **RF2 Charge Pump Three-State**

P2 puts the RF2 charge pump into three-state mode when programmed to a 1. It is set to 0 for normal operation. See Figure 28.

### **RF2 Program Modes**

Figure 28 and Figure 30 show how to set up the program modes in the ADF420x family.

### **RF2 Charge Pump Currents**

Bit P5 programs the current setting for the RF2 charge pump. See Figure 28.

### Programmable RF2 AB Counter

If Control Bit C2 and Control Bit C1 are 0 and 1, the data in the input register is used to program the RF2 AB counter. The AB counter is a 6-bit swallow counter (A counter) and an 11-bit programmable counter (B counter). Figure 29 shows the input register data format for programming the RF2 AB counter and the divide ratios that are possible.

### **RF2** Prescaler Value

P6 in the RF2 AB counter latch sets the RF2 prescaler value. See Figure 29.

### **RF2** Power-Down

P7 in Figure 29 is the power-down bit for the RF2 side.

### **RF SECTION (RF1)**

### Programmable RF1 Reference (R) Counter

If Control Bit C2 and Control Bit C1 are 1 and 0, the data is transferred from the input shift register to the 14-bit RF1 R counter. Figure 30 shows the input shift register data format for the RF1 R counter and the divide ratios that are possible.

### **RF1 Phase Detector Polarity**

P9 sets the RF1 phase detector polarity. When the RF1 VCO characteristics are positive this is set to 1. When negative it is set to 0. See Figure 30.

### RF1 Charge Pump Three-State

P10 puts the RF1 charge pump into three-state mode when programmed to a 1. It is set to 0 for normal operation. See Figure 30.

### **RF1 Program Modes**

Figure 28 and Figure 30 show how to set up the program modes in the ADF420x family.

### **RF1 Charge Pump Currents**

Bit P13 programs the current setting for the RF1 charge pump. See Figure 30.

### Programmable RF1 AB Counter

If Control Bit C2 and Control Bit C1 are 1 and 1, then the data in the input register is used to program the RF1 AB counter. The AB counter is a 6-bit swallow counter (A counter) and 11-bit programmable counter (B counter). Figure 31 shows the input register data format for programming the RF1 AB counter and the divide ratios that are possible.

### **RF1 Prescaler Value**

P14 in the RF1 A, B counter latch sets the RF1 prescaler value. See Figure 31.

### RF1 Power-Down

Setting P16 in the RF1 AB counter high powers down RF1 side.

### RF Fast Lock

The fast lock feature improves the lock time of the PLL. It increases charge pump current to a maximum for a time. Activate fast lock of the ADF420x family by setting P13 in the reference counter high and setting the fast lock switch on using MUXOUT. Switching in an external resistor using MUXOUT compensates the loop dynamics for the effect of increasing charge pump current. Setting P13 low removes the PLL from fast lock mode.

### **APPLICATIONS SECTION** LOCAL OSCILLATOR FOR GSM HANDSET RECEIVER

Figure 33 shows the ADF4208 used in a classic superheterodyne receiver to provide the required local oscillators (LOs).

In this circuit, the reference input signal is applied to the circuit at OSC<sub>IN</sub> and is generated by a 10 MHz crystal oscillator. This is a low cost solution. For better performance over temperature, a TCXO (temperature controlled crystal oscillator) can be used instead.

To have a channel spacing of 200 kHz (the GSM standard), the reference input must be divided by 50 using the on-chip reference counter.

The RF output frequency range is 1050 MHz to 1086 MHz. Loop filter component values are chosen so that the loop bandwidth is 20 kHz. The synthesizer is set up for a charge pump current of 4.375 mA and the VCO sensitivity is 15.6 MHz/V.

The IF output is fixed at 125 MHz. The IF loop bandwidth is chosen to be 20 kHz with a channel spacing of 200 kHz. Loop filter component values are chosen accordingly.



Figure 32. GSM Handset Receiver Local Oscillator Using the ADF4208

### LOCAL OSCILLATOR FOR WCDMA RECEIVER

Figure 33 shows the ADF4208 used to generate the local oscillator frequencies for a wideband CDMA (WCDMA) system.

The required RF output range is 1720 MHz to 1780 MHz. The VCO190-1750T meets this requirement. Channel spacing is

200 kHz with a 20 kHz loop bandwidth. VCO sensitivity is 32 MHz/V. A charge pump current of 4.375 mA is used and the desired phase margin for the loop is 45°.

When the IF output is fixed at 200 MHz, the VCO190-200T is used. It has a sensitivity of 10 MHz/V. Channel spacing and loop bandwidth are chosen to be the same as the RF side.



### INTERFACING

The ADF420x family has a simple SPI\*-compatible serial interface for writing to the device. CLK, DATA, and LE control the data transfer. When LE goes high, the 22 bits clocked into the input register on each rising edge of CLK transfers to the appropriate latch. See Figure 2 for the timing diagram and Table 5 for the latch truth table.

The maximum allowable serial clock rate is 20 MHz. This means that the maximum update rate possible for the device is 909 kHz or one update every 1.1 ms. This is more than adequate for systems that have typical lock times in hundreds of microseconds.

### ADuC812 INTERFACE

Figure 34 shows the interface between the ADF420x family and the ADuC812 microconverter. Because the ADuC812 is based on an 8051 core, this interface can be used with any 8051-based microcontroller. The microconverter is set up for SPI master mode with CPHA = 0. To initiate the operation, the I/O port driving LE is brought low. Each latch of the ADF420x family needs a 22-bit word. This is accomplished by writing three 8-bit bytes from the microconverter to the device. When the third byte has been written, the LE input should be brought high to complete the transfer.

On first applying power to the ADF420x family, it requires four writes (one each to the R counter latch and the AB counter latch for both RF1 and RF2 sides) for the output to become active.

When operating in the mode described, the maximum SCLOCK rate of the ADuC812 is 4 MHz. This means that the maximum rate at which the output frequency can be changed will be about 180 kHz.



Figure 34. ADuC812 to ADF420x Family Interface

### **ADSP-2181 INTERFACE**

Figure 35 shows the interface between the ADF420x family and the ADSP-21xx digital signal processor. The ADF420x family needs a 22-bit serial word for each latch write. The easiest way to accomplish this using the ADSP21-xx family is to use the autobuffered transmit mode of operation with alternate framing. This provides a means for transmitting an entire block of serial data before an interrupt is generated. Set up the word length for eight bits and use three memory locations for each 22-bit word. To program each 22-bit latch, store the three 8-bit bytes, enable the autobuffered mode and then write to the transmit register of the DSP. This last operation initiates the autobuffer transfer.



Figure 35. ADSP-21xx to ADF420x Family Interface

### **OUTLINE DIMENSIONS**



### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADF4206BRU	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADF4206BRU-REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADF4206BRU-REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADF4206BRUZ <sup>1</sup>	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADF4206BRUZ-RL <sup>1</sup>	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADF4206BRUZ-R71	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADF4208BRU	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADF4208BRU-REEL	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADF4208BRU-REEL7	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADF4208BRUZ <sup>1</sup>	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADF4208BRUZ-RL <sup>1</sup>	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
ADF4208BRUZ-R71	-40°C to +85°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	RU-20
EVAL-ADF4206-7EB1		Evaluation Board	
EVAL-ADF4208EB1		Evaluation Board	

 $^{1}$  Z = Pb-free part.

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D01036-0-2/06(A)



www.analog.com

Rev. A | Page 24 of 24