SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007


- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Supply Current of 220 nA (Typ)
- Precision Supply Voltage Supervision Range: 1.8 V, 2.5 V, 3.0 V, 3.3 V
- Power-On Reset Generator With Selectable Delay Time of 10 ms or 200 ms
- Push/Pull RESET Output (TPS3836), RESET Output (TPS3837), or Open-Drain RESET Output (TPS3838)
- Manual Reset
- 5-Pin SOT-23 Package
- Temperature Range: -40°C to 125°C


#### description

The TPS3836, TPS3837, TPS3838 families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.

Applications Include

- Applications Using Automotive Low-Power DSPs, Microcontrollers, or Microprocessors
- Battery-Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Automotive Systems





During power on,  $\overline{RESET}$  is asserted when the supply voltage  $V_{DD}$  becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors  $V_{DD}$  and keeps  $\overline{RESET}$  output active as long as  $V_{DD}$  remains below the threshold voltage  $V_{IT}$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after  $V_{DD}$  has risen above the threshold voltage  $V_{IT}$ .

When CT is connected to GND a fixed delay time of typical 10 ms is asserted. When connected to  $V_{DD}$  the delay time is typically 200 ms.

When the supply voltage drops below the threshold voltage VIT, the output becomes active (low) again.

All the devices of this family have a fixed-sense threshold voltage V<sub>IT</sub> set by an internal voltage divider.

The TPS3836 has an active-low push-pull RESET output. The TPS3837 has active-high push-pull RESET, and TPS3838 integrates an active-low open-drain RESET output.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

#### description (continued)




The product spectrum is designed for supply voltages of 1.8 V, 2.5 V, 3 V, and 3.3 V. The circuits are available in a 5-pin SOT-23 package. The TPS3836-Q-Q1, TPS3837-Q-Q1, TPS3838-Q-Q1 families are characterized for operation over a temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### PACKAGE INFORMATION

T <sub>A</sub>	DEVICE NAME	THRESHOLD VOLTAGE	SYMBOL
	TPS3836E18QDBVRQ1 <sup>†</sup>	1.71 V	PDNQ
	TPS3836J25QDBVRQ1 <sup>†</sup>	2.25 V	PDSQ
	TPS3836H30QDBVRQ1 <sup>†</sup>	2.79 V	PHRQ
	TPS3836L30QDBVRQ1 <sup>†</sup>	2.64 V	PCAQ
	TPS3836K33QDBVRQ1 <sup>†</sup>	2.93 V	PDTQ
	TPS3837E18QDBVRQ1 <sup>†</sup>	1.71 V	PDOQ
-40°C to 125°C	TPS3837J25QDBVRQ1 <sup>†</sup>	2.25 V	PDRQ
	TPS3837L30QDBVRQ1 <sup>†</sup>	2.64 V	PCBQ
	TPS3837K33QDBVRQ1 <sup>†</sup>	2.93 V	PDUQ
	TPS3838E18QDBVRQ1 <sup>†</sup>	1.71 V	PDQQ
	TPS3838J25QDBVRQ1 <sup>†</sup>	2.25 V	PDPQ
	TPS3838L30QDBVRQ1 <sup>†</sup>	2.64 V	PCCQ
	TPS3838K33QDBVRQ1 <sup>†</sup>	2.93 V	PDVQ

 $<sup>^{\</sup>dagger}$  DBVR indicates tape and reel of 3000 parts.

#### **ORDERING INFORMATION**






SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

#### FUNCTION TABLE TPS3836, TPS3837, TPS3838

MR	$V_{DD} > V_{IT}$	RESET <sup>†</sup>	RESET <sup>‡</sup>
L	0	L	Н
L	1	L	Н
Н	0	L	Н
Н	1	Н	L

<sup>†</sup> TPS3836 and TPS3838


# functional block diagram



<sup>‡</sup> TPS3837

SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

#### timing diagram



SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	
All other pins (see Note 1)	–0.3 V to 7 V
Maximum low output current, I <sub>OL</sub>	5 mA
Maximum high output current, I <sub>OH</sub>	–5 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±10 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	–40°C to 125°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Soldering temperature	260°C

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t=1000 h continuously

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_A$ <25°C DERATING FACTOR POWER RATING ABOVE $T_A$ = 25°C		T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DBV	437 mW	3.5 mW/°C	280 mW	227 mW	87 mW

#### recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.6	6	V
Input voltage, V <sub>I</sub>	0	$V_{DD} + 0.3$	V
High-level input voltage, V <sub>IH</sub>	$0.7 \times V_{DD}$		V
Low-level input voltage, V <sub>IL</sub>		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\overline{\text{MR}}$ , $\Delta t/\Delta V$		100	ns/V
Operating free-air temperature range, T <sub>A</sub>	-40	125	°C



SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

#### electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CO	ONDITION	MIN	TYP	MAX	UNIT	
		RESET	$V_{DD} = 3.3 \text{ V},$	I <sub>OH</sub> = -2 mA					
.,	I Park Town Law March College	(TPS3836)	V <sub>DD</sub> = 6 V,	$I_{OH} = -3 \text{ mA}$	0.8×			.,	
V <sub>OH</sub>	High-level output voltage	RESET	$V_{DD} = 1.8 \text{ V},$	$I_{OH} = -1 \text{ mA}$	$V_{DD}$			V	
		(TPS3837)	$V_{DD} = 3.3 \text{ V},$	$I_{OL} = -2 \text{ mA}$					
		RESET	$V_{DD} = 1.8 V,$	I <sub>OL</sub> = 1 mA					
V <sub>OL</sub> I	Law lawel autout valtage	(TPS3836/8)	$V_{DD} = 3.3 \text{ V},$	$I_{OL} = 2 \text{ mA}$			0.4	V	
	Low-level output voltage	RESET	$V_{DD} = 3.3 \text{ V},$	$I_{OL} = 2 \text{ mA}$			0.4	V	
		(TPS3837)	$V_{DD} = 6 V$ ,	$I_{OL} = 3 \text{ mA}$					
	Davis vin vasat valta aa	TPS3836/8	$V_{DD} \ge 1.1 V$ ,	$I_{OL} = 50 \mu A$			0.2		
	Power-up reset voltage (see Note 2)	TPS3837	V <sub>DD</sub> ≥ 1.1 V,	I <sub>OH</sub> = -50 μA	0.8 × V <sub>DD</sub>			V	
		TPS383xE18			1.64	1.71	1.76		
V <sub>IT</sub>		TPS383xJ25	=		2.16	2.25	2.30		
	Negative-going input threshold voltage (see Note 3)	TPS383xH30	=		2.70	2.79	2.85	V	
		TPS383xL30	=		2.54	2.64	2.71		
		TPS383xK33	=		2.82	2.93	3.10		
			1.7 V < V <sub>IT</sub> < 2.5 V			30			
V <sub>hys</sub>	Hysteresis at V <sub>DD</sub> input		2.5 V < V <sub>IT</sub> < 3.5 V			40		mV	
			3.5 V < V <sub>IT</sub> < 5 V			50			
l <sub>iH</sub>	High-level input current	MR (see Note 4)	$\overline{\text{MR}} = 0.7 \times V_{\text{DD}},$	V <sub>DD</sub> = 6 V	-40	-60	-100	μΑ	
		СТ	$CT = V_{DD} = 6 V$		-25		25	nA	
I <sub>IL</sub>	Low-level input current	MR (see Note 4)	MR = 0 V,	V <sub>DD</sub> = 6 V	-130	-200	-340	μΑ	
	·	СТ	CT = 0 V,	V <sub>DD</sub> = 6 V	-25		25	nA	
I <sub>OH</sub>	High-level output current	TPS3838	$V_{DD} = V_{IT} + 0.2 V,$	$V_{OH} = V_{DD}$			25	nA	
			$V_{DD} > V_{IT}$	V <sub>DD</sub> < 3 V		220	500	_	
I <sub>DD</sub>	Supply current	$V_{DD} > V_{IT}$	V <sub>DD</sub> > 3 V		250	550	nA		
			V <sub>DD</sub> < V <sub>IT</sub>			10	25	μΑ	
	Internal pullup resistor at MR					30		kΩ	
C <sub>I</sub>	Input capacitance at MR, CT		$V_I = 0 V \text{ to } V_{DD}$			5		pF	

NOTES: 2. The lowest voltage at which  $\overline{RESET}$  output becomes active.  $t_r$ ,  $V_{DD} \ge 15 \,\mu s/V$ 

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminal.

4. If manual reset is unused,  $\overline{\text{MR}}$  should be connected to  $V_{DD}$  to minimize current consumption.

# TPS3836E18-Q1 / J25-Q1 / H30-Q1 / L30-Q1 / K33-Q1 TPS3837E18-Q1 / J25-Q1 / L30-Q1 / K33-Q1 NANOPOWER SUPERVISORY CIRCUITS

SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

# timing requirements at $R_L = 1 \text{ M}\Omega$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST (	CONDITIONS	MIN TYP MAX				
		at V <sub>DD</sub>	$V_{IH} = V_{IT} + 0.2 V,$	$V_{IL} = V_{IT} - 0.2 V$	6			μs	
t <sub>w</sub>	Pulse width		$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD,}$	1			μs	

# switching characteristics at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25 $^{\circ}$ C


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Delivering	$\begin{split} & V_{DD} \geq V_{IT} + 0.2 \text{ V,} \\ & \overline{MR} = 0.7 \times V_{DD}, \\ & \text{CT} = \text{GND,} \\ & \text{See timing diagram} \end{split}$	5	10	15		
t <sub>d</sub>	Delay time	$\begin{split} &V_{DD} \geq V_{IT} + 0.2 \text{ V,} \\ &\overline{MR} = 0.7 \times V_{DD}, \\ &CT = V_{DD} \text{ ,} \\ &\text{See timing diagram} \end{split}$	100	200	300	ms	
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET delay	$V_{IL} = V_{IT} - 0.2 V,$ $V_{IH} = V_{IT} + 0.2 V$			10	μs
		(TPS3836, TPS3838)	V <sub>IL</sub> = 1.6 V			50	
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	V <sub>DD</sub> to RESET delay	$V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$			10	μs
		(TPS3837)	V <sub>IL</sub> = 1.6 V			50	
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	MR to RESET delay (TPS3836, TPS3838)	$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \times V_{DD},$			0.1	μs
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	MR to RESET delay (TPS3837)	$V_{IL} = 0.7 \times V_{DD}$			0.1	μs


#### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**


			FIGURE
I <sub>DD</sub>	Supply current	vs Supply voltage	1
I <sub>MR</sub>	Manual reset current	vs Manual reset voltage	2
$V_{OL}$	Low-level output voltage	vs Low-level output current	3
$V_{OH}$	High-level output voltage	vs High-level output current	4
	Normalized reset threshold voltage	vs Free-air temperature	5
	Minimum pulse duration at V <sub>DD</sub>	vs V <sub>DD</sub> Threshold overdrive	6

#### TYPICAL CHARACTERISTICS





**LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT** 2.0  $V_{DD} = 2 V$ MR = OPEN V<sub>OL</sub> - Low-Level Output Voltage - V CT = GND 1.5  $T_A = 25^{\circ}C$ 1.0 T<sub>A</sub> = 85°C  $T_A = 0^{\circ}C$ 0.5 T<sub>A</sub> = −40°C 0.0 3 4 7 0 6 I<sub>OL</sub> – Low-Level Output Current – mA Figure 3




SGLS141A - DECEMBER 2002 - REVISED JANUARY 2007

#### TYPICAL CHARACTERISTICS

# NORMALIZED RESET THRESHOLD VOLTAGE

### FREE-AIR TEMPERATURE



# MINIMUM PULSE DURATION AT V<sub>DD</sub>

#### vs V<sub>DD</sub> THRESHOLD OVERDRIVE




Figure 6



www.ti.com 29-Mar-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
2U3838K33QDBVRG4Q1	NRND	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PDVQ	
TPS3836J25QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PDSQ	Samples
TPS3836K33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PDTQ	Samples
TPS3836L30QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PCAQ	Samples
TPS3838K33QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PDVQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

### PACKAGE OPTION ADDENDUM

www.ti.com 29-Mar-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3836-Q1, TPS3838-Q1:

• Catalog : TPS3836, TPS3838

● Enhanced Product: TPS3836-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Oct-2017

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
2U3838K33QDBVRG4Q1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3836J25QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3836K33QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3836L30QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS3838K33QDBVRQ1	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3

www.ti.com 12-Oct-2017




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
2U3838K33QDBVRG4Q1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3836J25QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3836K33QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3836L30QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS3838K33QDBVRQ1	SOT-23	DBV	5	3000	182.0	182.0	20.0



SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated