











ADC32J42, ADC32J43, ADC32J44, ADC32J45

SBAS663A -MAY 2014-REVISED JUNE 2015

ADC32J4x Dual-Channel, 14-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converters with JESD204B Interface

Features

- **Dual Channel**
- 14-Bit Resolution
- Single Supply: 1.8 V
- Flexible Input Clock Buffer with Divide-by-1, -2, -4
- SNR = 72.2 dBFS, SFDR = 87 dBc at $f_{IN} = 70 \text{ MHz}$
- **Ultralow Power Consumption:**
 - 227 mW/Ch at 160 MSPS
- Channel Isolation: 105 dB
- Internal Dither
- JESD204B Serial Interface:
 - Subclass 0, 1, 2 Compliant up to 3.2 Gbps
 - Supports One Lane per ADC up to 160 MSPS
- Support for Multichip Synchronization
- Pin-to-Pin Compatible with 12-Bit Version (ADC32J2X)
- Package: VQFN-48 (7 mm × 7 mm)

2 Applications

- Multi-Carrier, Multi-Mode Cellular Base Stations
- Radar and Smart Antenna Arrays
- **Munitions Guidance**
- Motor Control Feedback
- Network and Vector Analyzers
- Communications Test Equipment
- Nondestructive Testing
- Microwave Receivers
- Software-Defined Radios (SDRs)
- Quadrature and Diversity Radio Receivers

3 Description

The ADC32J4x are a high-linearity, ultra-low power, dual-channel, 14-bit, 50-MSPS to 160-MSPS, analogto-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design and the **SYSREF** input enables complete synchronization. The ADC32J4x family supports JESD204B interface in order to reduce the number of interface lines, thus allowing high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phaselocked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock, which is used to serialize the 14-bit data from each channel. The devices support subclass 1 with interface speeds up to 3.2 Gbps.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
ADC32J4x	VQFN (48)	7.00 mm × 7.00 mm		

(1) For all available packages, see the package option addendum at the end of the datasheet.

Performance at $f_S = 160$ MSPS, $f_{IN} = 10$ MHz (SNR = 72.5 dBFS, SFDR = 92 dBc)






Table of Contents

	Factures		7.19 Typical Characteristics: Contour Plots	41
1	Features 1	•	7,	
2	Applications 1	8	Parameter Measurement Information	
3	Description 1		8.1 Timing Diagrams	
4	Revision History2	9	Detailed Description	46
5	Device Comparison Table3		9.1 Overview	46
6	Pin Configuration and Functions3		9.2 Functional Block Diagram	46
7	Specifications5		9.3 Feature Description	46
•	7.1 Absolute Maximum Ratings		9.4 Device Functional Modes	53
	7.2 ESD Ratings		9.5 Programming	54
	7.3 Recommended Operating Conditions		9.6 Register Maps	58
	7.4 Thermal Information	10	Application and Implementation	72
	7.5 Electrical Characteristics		10.1 Application Information	
			10.2 Typical Applications	73
	7.6 Electrical Characteristics: ADC32J44, ADC32J45 7	11	Power-Supply Recommendations	
	7.7 Electrical Characteristics: ADC32J42, ADC32J43 7	12	Layout	
	7.8 AC Performance: ADC32J45		12.1 Layout Guidelines	
	7.9 AC Performance: ADC32J44		12.2 Layout Example	
	7.10 AC Performance: ADC32J43	40		
	7.11 AC Performance: ADC32J42	13	Device and Documentation Support	
	7.12 Digital Characteristics		13.1 Related Links	
	7.13 Timing Requirements		13.2 Community Resources	
	7.14 Typical Characteristics: ADC32J45		13.3 Trademarks	
	7.15 Typical Characteristics: ADC32J44		13.4 Electrostatic Discharge Caution	
	7.16 Typical Characteristics: ADC32J4330		13.5 Glossary	77
	7.17 Typical Characteristics: ADC32J42	14	Mechanical, Packaging, and Orderable	
	7.18 Typical Characteristics: Common Plots 42		Information	77

4 Revision History


CI	Changes from Original (May 2014) to Revision A Changed from product preview to production data	
•	Changed from product preview to production data	



5 Device Comparison Table

INTERFACE	RESOLUTION (Bits)	25 MSPS	50 MSPS	80 MSPS	125 MSPS	160 MSPS
Carial I V/DC	12	ADC3221	ADC3222	ADC3223	ADC3224	_
Serial LVDS	14	ADC3241	ADC3242	ADC3243	ADC3244	_
IECD204B	12	_	ADC32J22	ADC32J23	ADC32J24	ADC32J25
JESD204B	14	_	ADC32J42	ADC32J43	ADC32J44	ADC32J45

6 Pin Configuration and Functions





Pin Functions

	PIN	1/0	DECODINE CO.
NAME	NO.	I/O	DESCRIPTION
AVDD	4, 5, 8, 9, 12, 17, 20, 25, 28, 29, 32, 39, 46	I	Analog 1.8-V power supply
CLKM	18	I	Negative differential clock input for the ADC
CLKP	19	I	Positive differential clock input for the ADC
DAM	48	0	Negative serial JESD204B output for channel A
DAP	47	0	Positive serial JESD204B output for channel A
DBM	45	0	Negative serial JESD204B output for channel B
DBP	44	0	Positive serial JESD204B output for channel B
DVDD	3,34	I	Digital 1.8-V power supply
GND	PowerPAD™	I	Ground, 0 V
INAM	11	I	Negative differential analog input for channel A
INAP	10	I	Positive differential analog input for channel A
INBM	26	I	Negative differential analog input for channel B
INBP	27	I	Positive differential analog input for channel B
NC	2, 6, 7, 30, 31, 35, 37, 38, 40, 41	_	Do not connect
OVRA	1	0	Overrange indicator for channel A
OVRB	36	0	Overrange indicator for channel B
PDN	33	I	Power-down control. This pin has an internal 150-kΩ pulldown resistor.
RESET	21	I	Hardware reset; active high. This pin has an internal 150-kΩ pulldown resistor.
SCLK	13	I	Serial interface clock input. This pin has an internal 150-kΩ pulldown resistor.
SDATA	14	I	Serial Interface data input. This pin has an internal 150-kΩ pulldown resistor.
SDOUT	16	0	Serial interface data output
SEN	15	I	Serial interface enable. This pin has an internal 150-kΩ pullup resistor to AVDD.
SYNCM~	42	I	Positive JESD204B SYNC~ input
SYNCP~	43	I	Negative JESD204B SYNC~ input
SYSREFM	23	I	Negative external SYSREF input
SYSREFP	22	I	Positive external SYSREF input
VCM	24	0	Common-mode voltage output for analog inputs



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range, AVDD		-0.3	2.1	V
Supply voltage range, D	OVDD	-0.3	2.1	V
Voltage applied to input pins:	INAP, INBP, INCP, INDP, INAM, INBM, INCM, INDM	-0.3	Minimum (AVDD + 0.3, 2.1)	V
	CLKP, CLKM ⁽²⁾	-0.3	Minimum $(AVDD + 0.3, 2.1)$	V
	SYSREFP, SYSREFM, SYNCP~, SYNCM~	-0.3	Minimum (AVDD + 0.3, 2.1)	V
	SCLK, SEN, SDATA, RESET, PDN	-0.3	3.6	V
	Operating free-air, T _A	-40	85	°C
Temperature	Operating junction, T _J		125	°C
	Storage, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
١	/ _(ESD) Ele	ectrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
SUPPLIE	S					
AVDD	Analog supply voltage range		1.7	1.8	1.9	V
DVDD	Digital supply voltage range		1.7	1.8	1.9	V
ANALOG	SINPUT				·	
.,	Differential input values	For input frequencies < 450 MHz		2		V_{PP}
V _{ID}	Differential input voltage	For input frequencies < 600 MHz		1		V_{PP}
V _{IC}	Input common-mode voltage		VCN	Л ± 0.025		V
CLOCK I	NPUT					
	Input clock frequency	Sampling clock frequency	15		160 ⁽²⁾	MSPS
		Sine wave, ac-coupled	0.2	1.5		V
	Input clock amplitude (differential)	LVPECL, ac-coupled		1.6		V
		LVDS, ac-coupled		0.7		V
	Input clock duty cycle		35%	50%	65%	
	Input clock common-mode voltage			0.95		V
DIGITAL	OUTPUTS					
C _{LOAD}	Maximum external load capacitance from each output pin to GND			3.3		pF
R _{LOAD}	Single-ended load resistance			50		Ω

⁽¹⁾ After power-up, to reset the device for the first time, only use the RESET pin; see the Register Initialization section.

⁽²⁾ When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP, CLKM is less than |0.3 V|). This configuration prevents the ESD protection diodes at the clock input pins from turning on.

⁽²⁾ With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 640 MSPS.



7.4 Thermal Information

		ADC32J4x	
	THERMAL METRIC ⁽¹⁾	RGZ (VQFN)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	25.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	18.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	3.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Typical values are over the operating free-air temperature range, at $T_A = 25$ °C, full temperature range is $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG I	NPUT					
	Differential input full-scale			2.0		V_{PP}
ri	Input resistance	Differential at dc		6.5		kΩ
Ci	Input capacitance	Differential at dc		5.2		pF
V _{OC(VCM)}	VCM common-mode voltage output			0.95		V
	VCM output current capability			10		mA
	Input common-mode current	Per analog input pin		1.5		μA/MSPS
	Analog input bandwidth (3 dB)	50-Ω differential source driving a 50-Ω termination across INP, INM		450		MHz
DC ACCU	RACY					
Eo	Offset error		-20		20	mV
E _{G(REF)}	Gain error as a result of internal reference inaccuracy alone		-3		3	%FS
E _{G(CHAN)}	Gain error of channel alone			±1		%FS
α _(EGCHAN)	Temperature coefficient of E _{G(CHAN)}			-0.017		Δ%FS/Ch
CHANNEL	-TO-CHANNEL ISOLATION					
		f _{IN} = 10 MHz		105		dB
		f _{IN} = 100 MHz		105		dB
	Crosstalk ⁽¹⁾	f _{IN} = 200 MHz		105		dB
		f _{IN} = 230 MHz		105		dB
		f _{IN} = 300 MHz		105		dB

⁽¹⁾ Crosstalk is measured with a -1-dBFS input signal on aggressor channel and no input on victim channel.



7.6 Electrical Characteristics: ADC32J44, ADC32J45

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{\text{MIN}} = -40^{\circ}\text{C}$ to $T_{\text{MAX}} = 85^{\circ}\text{C}$, maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	ADC32J44			ADC32J45			
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ADC clock frequency			125			160	MSPS
Resolution	14			14			Bits
1.8-V analog supply current		177	292		192	302	mA
1.8-V digital supply current		46	65		56	80	mA
Total power dissipation		401	535		454	560	mW
Global power-down dissipation		5			5		mW
Wake-up time from global power-down		85			85		us
Standby power-down dissipation		112			118		mW
Wake-up time from standby power-down		35			35		μs

7.7 Electrical Characteristics: ADC32J42, ADC32J43

Typical values are over the operating free-air temperature range, at $T_A = 25$ °C, full temperature range is $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, maximum sampling rate, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

	IA	ADC32J42			ADC32J43		
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
ADC clock frequency			50			80	MSPS
Resolution	14			14			Bits
1.8-V analog supply current		134	267		152	272	mA
1.8-V digital supply current		22	45		31	46	mA
Total power dissipation		281	435		329	450	mW
Global power-down dissipation		5			5		mW
Wake-up time from global power-down		85			85		us
Standby power-down dissipation		99			105		mW
Wake-up time from standby power-down		35			35		μs



7.8 AC Performance: ADC32J45

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC3	2J45 (f _S	= 160 MS	SPS)		
			DI	THER O	١	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC	AC CHARACTERISTICS							•	
		f _{IN} = 10 MHz		72.5			72.8		
		f _{IN} = 70 MHz	70.2	71.7			72.0		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		71.3			71.6		dBFS
		f _{IN} = 170 MHz		70.1			70.7		
		f _{IN} = 230 MHz		68.9			69.5		
		f _{IN} = 10 MHz		151.5			151.8		
		f _{IN} = 70 MHz	-149.5	150.7			151.0		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		150.3			150.6		dBFS/Hz
	(avolagou doloso ivyquiot zolio)	f _{IN} = 170 MHz		149.1			149.7		
		f _{IN} = 230 MHz		147.9			148.5		
		f _{IN} = 10 MHz		72.3			72.6		
		f _{IN} = 70 MHz	68.3	71.5			71.8		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		71.0			71.2		dBFS
		f _{IN} = 170 MHz		69.6			70.1		
		f _{IN} = 230 MHz		68.3			68.4		
		f _{IN} = 10 MHz		11.7			11.8		
	Effective number of bits	f _{IN} = 70 MHz	11.1	11.6			11.6		
ENOB		f _{IN} = 100 MHz		11.5			11.5		Bits
		f _{IN} = 170 MHz		11.3			11.3		
		f _{IN} = 230 MHz		11.0			11.1		
		f _{IN} = 10 MHz		90			88		
		f _{IN} = 70 MHz	81	85			85		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		85			84		dBc
		f _{IN} = 170 MHz		84			83		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz		90			91		
		f _{IN} = 70 MHz	81	91			92		
HD2	Second-order harmonic distortion	f _{IN} = 100 MHz		88			86		dBc
		f _{IN} = 170 MHz		84			83		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz		91			88		
		f _{IN} = 70 MHz	81	85			84		
HD3	Third-order harmonic distortion	f _{IN} = 100 MHz		85			84		dBc
		f _{IN} = 170 MHz		91			86		
		f _{IN} = 230 MHz		86			87		
		f _{IN} = 10 MHz		98			95		
Na.	Consideration of the state of t	f _{IN} = 70 MHz	87	99			95		
Non HD2, HD3	Spurious-free dynamic range (excluding HD2, HD3)	f _{IN} = 100 MHz		97			94		dBc
,	excluding ribz, ribs)	f _{IN} = 170 MHz		92			91		
		f _{IN} = 230 MHz		91			89		



AC Performance: ADC32J45 (continued)

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC32J45 (f _S = 160 MSPS)						
			DITHER ON		DITHER OFF				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz		87			84		
		$f_{IN} = 70 \text{ MHz}$	78	84			83		
THD	Total harmonic distortion	$f_{IN} = 100 \text{ MHz}$		83			82		dBc
		f _{IN} = 170 MHz		82			80		
		f _{IN} = 230 MHz		79			77		
IMDa	Two-tone, third-order	$f_{IN1} = 45 \text{ MHz},$ $f_{IN2} = 50 \text{ MHz}$		90			90		4DEC
IMD3	intermodulation distortion	$f_{IN1} = 185 \text{ MHz},$ $f_{IN2} = 190 \text{ MHz}$		86			86		dBFS
DNL	Differential nonlinearity	f _{IN} = 70 MHz		±0.3			±0.3		LSBs
INL	Integrated nonlinearity	f _{IN} = 70 MHz		±1.5			±1.5		LSBs

Submit Documentation Feedback



7.9 AC Performance: ADC32J44

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC32	J44 (f _S	= 125 MS	SPS)		
			DI	THER ON	ı	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC	AC CHARACTERISTICS							•	
		f _{IN} = 10 MHz		72.6			72.8		
		f _{IN} = 70 MHz	70.8	72.3			72.5		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		72.1			72.3		dBFS
		f _{IN} = 170 MHz		70.1			71.7		
		f _{IN} = 230 MHz		70.0			70.8		
		f _{IN} = 10 MHz		150.6			150.8		
		f _{IN} = 70 MHz	-148.8	150.3			150.5		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		150.1			150.3		dBFS/Hz
	(averaged across ryyddist zone)	f _{IN} = 170 MHz		148.1			149.7		
		f _{IN} = 230 MHz		148.0			148.8		
		f _{IN} = 10 MHz		72.5			72.7		
		f _{IN} = 70 MHz	68.6	72.2			72.4		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		72.0			72.2		dBFS
		f _{IN} = 170 MHz		70.7			71.4		
		f _{IN} = 230 MHz		69.5			70.2		
		f _{IN} = 10 MHz		11.8			11.8		
		f _{IN} = 70 MHz	11.1	11.7			11.7		
ENOB	Effective number of bits	f _{IN} = 100 MHz		11.7			11.7		Bits
		f _{IN} = 170 MHz		11.4			11.6		
		f _{IN} = 230 MHz		11.2			11.4		
		f _{IN} = 10 MHz		94			92		
		f _{IN} = 70 MHz	81	93			91		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		93			90		dBc
		f _{IN} = 170 MHz		85			84		
		f _{IN} = 230 MHz		82			81		
		f _{IN} = 10 MHz		95			92		
		f _{IN} = 70 MHz	81	94			94		
HD2	Second-order harmonic distortion	f _{IN} = 100 MHz		93			91		dBc
		f _{IN} = 170 MHz		85			84		
		f _{IN} = 230 MHz		82			81		
		f _{IN} = 10 MHz		96			92		
		f _{IN} = 70 MHz	82	93			90		
HD3	Third-order harmonic distortion	f _{IN} = 100 MHz		93			90		dBc
		f _{IN} = 170 MHz		88			88		
		f _{IN} = 230 MHz		91			93		
		f _{IN} = 10 MHz		99			96		
		f _{IN} = 70 MHz	87	99			96		
Non HD2, HD3	Spurious-free dynamic range (excluding HD2, HD3)	f _{IN} = 100 MHz		98			96		dBc
ניווי, בטוי	(CACIDULING FIDZ, FIDS)	f _{IN} = 170 MHz		98			95		
		f _{IN} = 230 MHz		96			91		



AC Performance: ADC32J44 (continued)

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC32J44 (f _S = 125 MSPS)						
			DITHER ON		DITHER OFF				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz		91			87		
		$f_{IN} = 70 \text{ MHz}$	78	90			87		
THD	Total harmonic distortion	$f_{IN} = 100 \text{ MHz}$		90			87		dBc
		f _{IN} = 170 MHz		83			82		
		f _{IN} = 230 MHz		80			79		
IMPO	Two-tone, third-order	$f_{IN1} = 45 \text{ MHz},$ $f_{IN2} = 50 \text{ MHz}$		91			91		-IDEC
IMD3	intermodulation distortion	$f_{IN1} = 185 \text{ MHz},$ $f_{IN2} = 190 \text{ MHz}$		86			86		dBFS
DNL	Differential nonlinearity	f _{IN} = 70 MHz		±0.3			±0.3		LSBs
INL	Integrated nonlinearity	f _{IN} = 70 MHz		±1.5			±1.5		LSBs



7.10 AC Performance: ADC32J43

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC3	2J43 (f _S	= 80 MS	PS)		
			DI	THER O	N	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC A	AC CHARACTERISTICS								
		f _{IN} = 10 MHz		72.3			72.6		
		f _{IN} = 70 MHz	70.8	72.2			72.4		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		72.0			72.2		dBFS
		f _{IN} = 170 MHz		71.4			71.8		
		f _{IN} = 230 MHz		70.6			71.0		
		f _{IN} = 10 MHz		148.4			148.7		
		f _{IN} = 70 MHz	-146.8	148.2			148.4		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		148.0			148.2		dBFS/Hz
((avolugou doloso riyquist zollo)	f _{IN} = 170 MHz		147.4			147.8		1
		f _{IN} = 230 MHz		146.6			147.0		
		f _{IN} = 10 MHz		72.3			72.5		
		f _{IN} = 70 MHz	68.6	72.2			72.2		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		71.9			72.0		dBFS
		f _{IN} = 170 MHz		71.0			71.4		
		f _{IN} = 230 MHz		69.9			70.2		
		f _{IN} = 10 MHz		11.7			11.8		
	Effective number of bits	f _{IN} = 70 MHz	11.1	11.7			11.7		
ENOB		f _{IN} = 100 MHz		11.6			11.7		Bits
		f _{IN} = 170 MHz		11.5			11.6		
		f _{IN} = 230 MHz		11.3			11.4		
		f _{IN} = 10 MHz		96			91		
		f _{IN} = 70 MHz	82	95			90		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		91			88		dBc
		f _{IN} = 170 MHz		85			84		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz		96			95		
		f _{IN} = 70 MHz	81	98			96		
HD2	Second-order harmonic distortion	f _{IN} = 100 MHz		93			91		dBc
		f _{IN} = 170 MHz		85			84		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz		95			93		
		f _{IN} = 70 MHz	83	92			92		
HD3	Third-order harmonic distortion	f _{IN} = 100 MHz		91			88		dBc
		f _{IN} = 170 MHz		92		-	91		
		f _{IN} = 230 MHz		83			83		
		f _{IN} = 10 MHz		99			93		
		f _{IN} = 70 MHz	87	99			93		
Non HD2, HD3	Spurious-free dynamic range (excluding HD2_HD3)	f _{IN} = 100 MHz		97			92		dBc
.52, 1100	excluding ribz, ribs)	f _{IN} = 170 MHz		97			93		
		f _{IN} = 230 MHz		95			92		



AC Performance: ADC32J43 (continued)

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC32J43 (f _S = 80 MSPS)						
			DITHER ON DITHER OFF		F				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		f _{IN} = 10 MHz		93			87		
		$f_{IN} = 70 \text{ MHz}$	78	93			87		
THD T	Total harmonic distortion	f _{IN} = 100 MHz		87			85		dBc
	f	f _{IN} = 170 MHz		83			82		
		f _{IN} = 230 MHz		79			77		
IMPo	Two-tone, third-order	$f_{IN1} = 45 \text{ MHz},$ $f_{IN2} = 50 \text{ MHz}$		90			90		4DEC
IMD3	intermodulation distortion	$f_{IN1} = 185 \text{ MHz},$ $f_{IN2} = 190 \text{ MHz}$		89			89		dBFS
DNL	Differential nonlinearity	f _{IN} = 70 MHz		±0.3			±0.3		LSBs
INL	Integrated nonlinearity	f _{IN} = 70 MHz		±1.5			±1.5		LSBs



7.11 AC Performance: ADC32J42

Typical values are over the operating free-air temperature range, at $T_A = 25^{\circ}\text{C}$, full temperature range is $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} = 85^{\circ}\text{C}$, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

				ADC3	2J42 (f _S	= 50 MS	PS)		
			DI	THER ON	١	DIT	HER OF	F	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
DYNAMIC	AC CHARACTERISTICS		•						
		f _{IN} = 10 MHz	71.3	72.2			72.5		
		f _{IN} = 70 MHz		71.8			72.1		
SNR	Signal-to-noise ratio	f _{IN} = 100 MHz		71.8			72.0		dBFS
		f _{IN} = 170 MHz		71.1			71.5		
		f _{IN} = 230 MHz		69.1			69.4		
		f _{IN} = 10 MHz		146.1			146.5		
		f _{IN} = 70 MHz		145.8			146.1		
NSD	Noise spectral density (averaged across Nyquist zone)	f _{IN} = 100 MHz		145.8			146.0		dBFS/Hz
	(averaged deress rayquist zone)	f _{IN} = 170 MHz		145.1			145.5		
		f _{IN} = 230 MHz		143.1			143.4		
		f _{IN} = 10 MHz	69.1	72.1		-	72.3		
		f _{IN} = 70 MHz		71.8			71.9		
SINAD	Signal-to-noise and distortion ratio	f _{IN} = 100 MHz		71.7			71.8		dBFS
		f _{IN} = 170 MHz		70.8			71.1		
		f _{IN} = 230 MHz		68.4			68.7		
		f _{IN} = 10 MHz	11.2	11.7			11.7		
		f _{IN} = 70 MHz		11.6			11.7		
ENOB	Effective number of bits	f _{IN} = 100 MHz		11.6			11.6		Bits
		f _{IN} = 170 MHz		11.5			11.5		
		f _{IN} = 230 MHz		11.1			11.1		
		f _{IN} = 10 MHz	84.5	95			93		
		f _{IN} = 70 MHz		95			90		
SFDR	Spurious-free dynamic range	f _{IN} = 100 MHz		91			89		dBc
		f _{IN} = 170 MHz		85			84		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz	84.5	95			94		
		f _{IN} = 70 MHz		97			96		
HD2	Second-order harmonic distortion	f _{IN} = 100 MHz		92			92		dBc
		f _{IN} = 170 MHz		85			84		
		f _{IN} = 230 MHz		81			80		
		f _{IN} = 10 MHz	84.5	102			93		
		f _{IN} = 70 MHz		95			90		
HD3	Third-order harmonic distortion	f _{IN} = 100 MHz		91			89		dBc
		f _{IN} = 170 MHz		88			88		
		f _{IN} = 230 MHz		82			83		
		f _{IN} = 10 MHz	87	98			91		
Non	Churiana franchizarria arazza	f _{IN} = 70 MHz		94			92		dBc
Non HD2, HD3	Spurious-free dynamic range (excluding HD2, HD3)	f _{IN} = 100 MHz		91			91		
, -		f _{IN} = 170 MHz		96			92		
		f _{IN} = 230 MHz		93			91		



AC Performance: ADC32J42 (continued)

Typical values are over the operating free-air temperature range, at $T_A = 25$ °C, full temperature range is $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.

			ADC32J42 (f _S = 50 MSPS)						
			DITHER ON		DITHER OFF				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		$f_{IN} = 10 \text{ MHz}$	79.5	92			90		
		$f_{IN} = 70 \text{ MHz}$		91			87		
THD	Total harmonic distortion	$f_{IN} = 100 \text{ MHz}$		88			85		dBc
		f _{IN} = 170 MHz		83			82		
		f _{IN} = 230 MHz		78			78		
IMD3	Two-tone, third-order	$f_{IN1} = 45 \text{ MHz},$ $f_{IN2} = 50 \text{ MHz}$		90			90		dBFS
צטואוו	intermodulation distortion	f _{IN1} = 185 MHz, f _{IN2} = 190 MHz		86			86		ubro
DNL	Differential nonlinearity	f _{IN} = 70 MHz		±0.3			±0.3		LSBs
INL	Integrated nonlinearity	f _{IN} = 70 MHz		±1.5			±1.5		LSBs



7.12 Digital Characteristics

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = DVDD = 1.8 V and -1-dBFS differential input, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL II	NPUTS (RESET, SCLK, SEN, SDATA, P	DN) ⁽¹⁾				
V _{IH}	High-level input voltage	All digital inputs support 1.8-V and 3.3-V logic levels	1.2			V
V _{IL}	Low-level input voltage	All digital inputs support 1.8-V and 3.3-V logic levels			0.4	V
	High lavel brook account	SEN		0		μΑ
I _{IH}	High-level input current	RESET, SCLK, SDATA, PDN		10		μΑ
	Law law live of success	SEN		10		μA
I _{IL}	Low-level input current	RESET, SCLK, SDATA, PDN		0		μΑ
DIGITAL II	NPUTS (SYNCP~, SYNCM~, SYSREFP,	SYSREFM)				
V _{IH}	High-level input voltage			1.3		V
V _{IL}	Low-level input voltage			0.5		V
V _(CM_DIG)	Common-mode voltage for SYNC~ and SYSREF			0.95		V
DIGITAL C	OUTPUTS (SDOUT, OVRA, OVRB)					
V _{OH}	High-level output voltage		DVDD - 0.1	DVDD		V
V _{OL}	Low-level output voltage				0.1	V
DIGITAL C	OUTPUTS (JESD204B Interface: DxP, D	xM) ⁽²⁾				
V _{OH}	High-level output voltage			AVDD		V
V _{OL}	Low-level output voltage		A	VDD – 0.4		V
V _{OD}	Output differential voltage			0.4		V
V _{oc}	Output common-mode voltage		A	VDD - 0.2		V
	Transmitter short-circuit current	Transmitter pins shorted to any voltage between –0.25 V and 1.45 V	-100		100	mA
Z _{os}	Single-ended output impedance			50		Ω
	Output capacitance	Output capacitance inside the device, from either output to ground		2		pF

The RESET, SCLK, SDATA, and PDN pins have a 150-kΩ (typical) internal pulldown resistor to ground, and the SEN pin has a 150-kΩ (typical) pullup resistor to AVDD.

⁽²⁾ $50-\Omega$, single-ended external termination to 1.8 V.



7.13 Timing Requirements

Typical values are at 25°C, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted. Minimum and maximum values are across the full temperature range: $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C. See Figure 143.

			MIN	TYP	MAX	UNITS
SAMPLE TI	MING REQUIREMENTS					
	Aperture delay		0.85	1.25	1.65	ns
		Between four channels on the same device		±70		ps
	Aperture delay matching	Between two devices at the same temperature and supply voltage		±150		ps
	Aperture jitter			200		f _S rms
	Wake up time	Time to valid data after coming out of STANDBY mode		35	100	μs
	Wake-up time	Time to valid data after coming out of global power-down		85	300	μs
t _{SU_SYNC~}	Setup time for SYNC~ refe	renced to input clock rising edge	1			ns
t _{H_SYNC~}	Hold time for SYNC~ refere	enced to input clock rising edge	100			ps
t _{SU_SYSREF}	Setup time for SYSREF ref	erenced to input clock rising edge	1			ns
t _{H_SYSREF}	Hold time for SYSREF refe	renced to input clock rising edge	100			ps
CML OUTP	JT TIMING REQUIREMENTS	3				
	Unit interval		312.5		1667	ps
	Serial output data rate				3.2	Gbps
	Total jitter: 3.125 Gbps (20)	X mode, f _S = 156.25 MSPS)		0.3		_{P-P} UI
t _R , t _F		e: rise and fall times measured from 20% to 80%, n, 600 Mbps ≤ bit rate ≤ 3.125 Gbps		105		ps

Table 1. Latency in Different Modes (1)(2)

MODE	PARAMETER	LATENCY (N Cycles)	TYPICAL DATA DELAY (t _D , ns)
	ADC latency	17	0.29 × t _S + 3
	Normal OVR latency	9	0.5 × t _S + 2
20X	Fast OVR latency	7	0.5 × t _S + 2
	From SYNC~ falling edge to CGS phase (3)	15	0.3 × t _S + 4
	From SYNC~ rising edge to ILA sequence (4)	17	0.3 × t _S + 4
	ADC latency	16	0.85 × t _S + 3.9
	Normal OVR latency	9	0.5 × t _S + 2
40X	Fast OVR latency	7	0.5 × t _S + 2
	From SYNC~ falling edge to CGS phase (3)	14	0.9 × t _S + 4
	From SYNC~ rising edge to ILA sequence (4)	12	0.9 × t _S + 4

⁽¹⁾ Overall latency = latency + t_D.

Submit Documentation Feedback


⁽²⁾ t_S is the time period of the ADC conversion clock.

⁽³⁾ Latency is specified for subclass 2. In subclass 0, the SYNC~ falling edge to CGS phase latency is 16 clock cycles in 10X mode and 15 clock cycles in 20X mode.


⁽⁴⁾ Latency is specified for subclass 2. In subclass 0, the SYNC~ rising edge to ILA sequence latency is 11 clock cycles in 10X mode and 11 clock cycles in 20X mode.




7.14 Typical Characteristics: ADC32J45































7.15 Typical Characteristics: ADC32J44




























TEXAS INSTRUMENTS


7.16 Typical Characteristics: ADC32J43






























7.17 Typical Characteristics: ADC32J42









TEXAS INSTRUMENTS


Typical Characteristics: ADC32J42 (continued)




















7.18 Typical Characteristics: Common Plots






7.19 Typical Characteristics: Contour Plots






8 Parameter Measurement Information

8.1 Timing Diagrams



- (1) Overall latency = ADC latency + t_D.
- (2) x = A for channel A and B for channel B.

Figure 143. ADC Latency




(1) x = A for channel A and B for channel B.

Figure 144. SYNC~ Latency in CGS Phase



Timing Diagrams (continued)



(1) X = 7 (10) Grainfor 7 and 2 for Grainfor 2.

Figure 145. SYNC~ Latency in ILAS Phase




Figure 146. SYSREF Timing (Subclass 1)

Figure 147. SYNC~ Timing (Subclass 2)




9 Detailed Description

9.1 Overview

The ADC32J4x are a high-linearity, ultra-low power, dual-channel, 14-bit, 50-MSPS to 160-MSPS, analog-to-digital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design ans the SYSREF input enables complete system synchronization. The ADC32J4x family supports JESD204B interface in order to reduce the number of interface lines, thus allowing for high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock, which is used to serialize the 14-bit data from each channel. The ADC32J4x devices support subclass 0, 1, and 2 with interface data rates up to 3.2 Gbps.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Analog Inputs


The ADC32J4x analog signal inputs are designed to be driven differentially. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM – 0.5 V), resulting in a 2-V_{PP} (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 450 MHz (50- Ω source driving a 50- Ω termination between INP and INM).




Feature Description (continued)

9.3.2 Clock Input

The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 1.4 V using internal 5-kΩ resistors. The self-bias clock inputs of the ADC32J4x can be driven by the transformer-coupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in Figure 148, Figure 149, and Figure 150. See Figure 151 for details regarding the internal clock buffer.





NOTE: R_T = termination resistor, if necessary.

Figure 148. Differential Sine-Wave Clock Driving Circuit

Figure 149. LVDS Clock Driving Circuit





Figure 150. LVPECL Clock Driving Circuit



NOTE: C_{EQ} is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

Figure 151. Internal Clock Buffer

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF capacitor, as shown in Figure 152. However, the clock inputs must be driven differentially for best performance, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.




Figure 152. Single-Ended Clock Driving Circuit

9.3.2.1 SNR and Clock Jitter

The signal-to-noise ratio of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter noise, as shown in Equation 1. Quantization noise is typically not noticeable in pipeline converters and is 86 dB for a 14-bit ADC. Thermal noise limits SNR at low input frequencies and the clock jitter sets SNR for higher input frequencies.

$$SNR_{ADC}[dBc] = -20 \cdot \log \sqrt{10^{\frac{SNR_{Quantizatoin\ Noise}}{20}}} + \left(10^{\frac{SNR_{Thermal\ Noise}}{20}}\right)^{2} + \left(10^{\frac{SNR_{Thermal\ Noise}}}{20}}\right)^{2}$$
(1)

The SNR limitation resulting from sample clock jitter can be calculated with Equation 2:

$$SNR_{Jitter}[dBc] = -20 \cdot \log(2\pi \cdot f_{in} \cdot T_{Jitter})$$
(2)

The total clock jitter (T_{Jitter}) has two components: the internal aperture jitter (200 fs for the device), is set by the noise of the clock input buffer, and the external clock. T_{Jitter} can be calculated with Equation 3:

$$T_{Jitter} = \sqrt{\left(T_{Jitter, Ext. Clock_Input}\right)^2 + \left(T_{Aperture_ADC}\right)^2}$$
(3)

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input, although a faster clock slew rate improves ADC aperture jitter. The devices have a thermal noise of 73.5 dBFS and an internal aperture jitter of 200 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 153.




Figure 153. SNR vs Frequency and Jitter



9.3.2.2 Input Clock Divider

The devices are equipped with an internal divider on the clock input. The divider allows operation with a faster input clock, thus simplifying the system clock distribution design. The clock divider can be bypassed (divide-by-1) for operation with a 160-MHz clock; the divide-by-2 option supports a maximum input clock of 320 MHz and the divide-by-4 option supports a maximum input clock frequency of 640 MHz.

9.3.3 Power-Down Control


The power-down functions of the ADC32J4x can be controlled either through the parallel control pin (PDN) or through an SPI register setting (see register 15h). The PDN pin can also be configured via SPI to a global powerdown or standby functionality, as shown in Table 2.


Table 2. Power-Down Modes

FUNCTION	POWER CONSUMPTION (mW)	WAKE-UP TIME (μs)	
Global power-down	5	85	
Standby	118	35	

9.3.4 Internal Dither Algorithm

The ADC32J4x uses an internal dither algorithm to achieve high SFDR and a clean spectrum. However, the dither algorithm marginally degrades SNR, creating a trade-off between SNR and SFDR. If desired, the dither algorithm can be turned off by using the DIS DITH CHx registers bits. Figure 154 and Figure 155 show the effect of using dither algorithms.







9.3.5 JESD204B Interface

The ADC32J4x support device subclass 0, 1, and 2 with a maximum output data rate of 3.2 Gbps for each serial transmitter, as shown in Figure 156. The data of each ADC are serialized by 20X using an internal PLL and then transmitted out on one differential pair each. An external SYSREF (subclass 1) or SYNC~ (subclass 2) signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge. This process allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty.




Figure 156. JESD204B Interface

The JESD204B transmitter block consists of the transport layer, the data scrambler, and the link layer, as shown in Figure 157. The transport layer maps the ADC output data into the selected JESD204B frame data format and determines if the ADC output data or test patterns are transmitted. The link layer performs the 8b or 10b data encoding and the synchronization and initial lane alignment using the SYNC~ input signal. Optionally, data from the transport layer can be scrambled.




Figure 157. JESD204B Block



9.3.5.1 JESD204B Initial Lane Alignment (ILA)

The initial lane alignment process is started by the receiving device by asserting the SYNC~ signal. When a logic high is detected on the SYNC~ input pins, the ADC32J4x starts transmitting comma (K28.5) characters to establish code group synchronization. When synchronization is complete, the receiving device de-asserts the SYNC~ signal and the ADC32J4x starts the initial lane alignment sequence with the next local multiframe clock boundary. The ADC32J4x transmits four multiframes, each containing K frames (K is SPI programmable). Each multiframe contains the frame start and end symbols; the second multiframe also contains the JESD204 link configuration data.

9.3.5.2 JESD204B Test Patterns

There are three different test patterns available in the transport layer of the JESD204B interface. The ADC32J4x supports a clock output, an encoded, and a PRBS ($2^{15} - 1$) pattern. These patterns can be enabled via SPI register writes and are located in address 26h (bits 7-6).

9.3.5.3 JESD204B Frame Assembly

The JESD204B standard defines the following parameters:

- L is the number of lanes per link,
- M is the number of converters per device.
- F is the number of octets per frame clock period, and
- · S is the number of samples per frame.

Table 3 lists the available JESD204B format and valid range for the ADC32J4x. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

Table 3. LMFS Values and Interface Rate

L	M	F	S	MINIMUM ADC SAMPLING RATE (MSPS)	MAXIMUM f _{SERDES} (Mbps)	MAXIMUM ADC SAMPLING RATE (Msps)	MAXIMUM f _{SERDES} (GSPS)	MODE
2	2	2	1	15	300	160	3.2	20X (default)
1	2	4	1	10	400	80	3.2	40X

The detailed frame assembly for quad-channel mode is shown in Figure 158. The frame assembly configuration can be changed from 20X (default) to 40X by setting the registers listed in Table 4.




Figure 158. JESD Frame Assembly

Table 4. Configuring 40X Mode

ADDRESS	DATA
2Bh	01h
30h	11h



9.3.5.4 Digital Outputs

The ADC32J4x JESD204B transmitter uses differential CML output drivers. The CML output current is programmable from 5 mA to 20 mA using SPI register settings. The output driver expects to drive a differential $100-\Omega$ load impedance and the termination resistors must be placed as close to the receiver inputs as possible to avoid unwanted reflections and signal distortion. Because the JESD204B employs 8b and 10b encoding, the output data stream is dc-balanced and ac-coupling can be used to avoid the need to match up common-mode voltages between the transmitter and receivers. Connect the termination resistors to the termination voltage, as shown in Figure 159.





Figure 159. CML Output Connections

Figure 160 shows the data eye measurements of the device JESD204B transmitter against the JESD204B transmitter mask at 3.125 Gbps (156.25 MSPS, 20X mode), respectively.





9.4 Device Functional Modes

9.4.1 Digital Gain

The input full-scale amplitude can be selected between 1 V_{PP} to 2 V_{PP} (default is 2 V_{PP}) by choosing the appropriate digital gain setting via an SPI register write. Digital gain provides an option to trade-off SNR for SFDR performance. A larger input full-scale increases SNR performance (2 V_{PP} is recommended for maximum SNR) and a reduced input swing typically results in better SFDR performance. Table 5 lists the available digital gain settings.

Table 5. Digital Gain versus Full-Scale Amplitude

DIGITAL GAIN (dB)	MAX INPUT VOLTAGE (V _{PP})
0	2
0.5	1.89
1	1.78
1.5	1.68
2	1.59
2.5	1.50
3	1.42
3.5	1.34
4	1.26
4.5	1.19
5	1.12
5.5	1.06
6	1.00

9.4.2 Overrange Indication

The ADC32J4x provides two different overrange indications. The normal OVR (default) is triggered if the final 14-bit data output exceeds the maximum code value. The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after just nine clock cycles, thus enabling a quicker reaction to an overrange event. By default, the normal overrange indication is output on the OVRA, OVRB pins. The fast OVR indication can be presented on the overrange pins instead by using the SPI register map.



9.5 Programming

The ADC32J4x can be configured using a serial programming interface, as described in this section.

9.5.1 Serial Interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data SDATA are latched at every SCLK rising edge when SEN is active (low). Serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

9.5.1.1 Register Initialization

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin (of durations greater than 10 ns); see Figure 161. If required, the serial interface registers can be cleared during operation either:

- 1. Through a hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

9.5.1.1.1 Serial Register Write

The device internal register can be programmed with these steps:

- 1. Drive the SEN pin low,
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address),
- 3. Set bit A14 in the address field to 1,
- 4. Initiate a serial interface cycle by specifying the address of the register (A13 to A0) whose content must be written, and
- 5. Write the 8-bit data that are latched in on the SCLK rising edge.



Programming (continued)

Figure 161 and Table 6 show the timing requirements for the serial register write operation.




Figure 161. Serial Register Write Timing Diagram

Table 6. Serial Interface Timing⁽¹⁾

		MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (equal to 1 / t _{SCLK})	> dc		20	MHz
t _{SLOADS}	SEN to SCLK setup time	25			ns
t _{SLOADH}	SCLK to SEN hold time	25			ns
t _{DSU}	SDIO setup time	25			ns
t _{DH}	SDIO hold time	25			ns

⁽¹⁾ Typical values are at 25°C, full temperature range is from T_{MIN} = -40°C to T_{MAX} = 85°C, and AVDD = DVDD = 1.8 V, unless otherwise noted.



9.5.1.1.2 Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back using the SDOUT pin. This readback mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. To read the contents of serial registers, follow this procedure:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers.
- 3. Set bit A14 in the address field to 1.
- 4. Initiate a serial interface cycle specifying the address of the register (A13 to A0) whose content must be read.
- 5. The device outputs the contents (D7 to D0) of the selected register on the SDOUT pin.
- 6. The external controller can latch the contents at the SCLK rising edge.
- 7. To enable register writes, reset the R/W register bit to 0.

When READOUT is disabled, the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. Figure 162 shows a timing diagram of the serial register read operation. Data appear on the SDOUT pin at the SCLK falling edge with an approximate delay (t_{SD DELAY}) of 20 ns, as shown in Figure 163.




Figure 162. Serial Register Read Timing Diagram




Figure 163. SDOUT Timing Diagram



9.5.2 Register Initialization

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 164 and Table 7.




Figure 164. Initialization of Serial Registers after Power-Up

Table 7. Power-Up Timing

		MIN	TYP MAX	UNIT
t ₁	Power-on delay from power-up to an active high RESET pulse	1		ms
t ₂	Reset pulse duration: active high RESET pulse duration	10	1000	ns
t ₃	Register write delay from RESET disable to SEN active	100		ns

If required, the serial interface registers can be cleared during operation either:

- 1. Through hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

9.5.3 Start-Up Sequence

After power-up, the sequence described in Table 8 can be used to set up the ADC32J4x for basic operation.

Table 8. Start-Up Settings

STEP	DESCRIPTION	REGISTER ADDRESS AND DATA
1	Provide all supply voltages. There is no required power-supply sequence for AVDD and DVDD.	_
2	Pulse a hardware reset (low to high to low) on pin 24	_
3	Optionally, configure LMFS of the JESD204B interface to LMFS = 1241 (default is LMFS = 2221)	Address 2Bh, data 01h Address 30h, data 11h
4	Pulse SYNC~ from high to low to transmit data from K28.5 SYNC~ mode	_



9.6 Register Maps

Table 9. Register Map Summary

REGISTER ADDRESS	REGISTER DATA							
A[13:0] (Hex)	7	6	5	4	3	2	1	0
01	0	0	DIS DIT	HER CHA	DIS DITH	HER CHB	0	0
03	0	0	0	0	0	0	CHA GAINEN	0
04	0	0	0	0	0	0	CHB GAINEN	0
06	0	0	0	0	0	0	TEST PATTERN EN	RESET
07	0	0	0		SPECIAL MODE1 CHA		EN FOVR	0
08	0	0	0		SPECIAL MODE1 CHB		0	0
09	0	0	0	0	0	0	ALIGN TEST PATTERN	DATA FORMAT
0A	0	0	0	0		CHA TES	T PATTERN	
0B		CHB TEST	PATTERN		0	0	0	0
0C	0	0	0	0		CHA DIG	ITAL GAIN	
0D		CHB DIGI	TAL GAIN		0	0	0	0
0E	CUSTOM PATTERN[13:6]							
0F			CUSTOM PATTERN[5:	0]		0	0	0
13	LOW SPEED MODE	0	0	0	0	0	0	0
15	0	CHA PDN	CHB PDN	0	STANDBY	GLOBAL PDN	0	CONFIG PDN PIN
27	CLK	DIV	0	0	0	0	0	0
2A	SERDES TES	ST PATTERN	IDLE SYNC	TRP LAYER TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TXMIT LINKDATA DIS
2B	0	0	0	0	0	0	CTRL K	CTRL F
2F	SCRAMBLE EN	0	0	0	0	0	0	0
30				OCTETS PI	ER FRAME			
31	0	0	0		FR	AMES PER MULTIFRA	ME	
34		SUBCLASSV		0	0	0	0	0
3A	SYNC REG	SYNC REQ EN	0	0		OUTPUT C	URRENT SEL	
3B	LINK	LAYER TESTMODE SE	L[2:0]	LINK LAYER RPAT	0		PULSE DET MODES	
3C	FORCE LMFC COUNT			LMFC COUNT INIT			RELEASE I	LANE SEQ
422	0	0	0	0	0	0	SPECIAL MODE2 CHA	0
434	0	0	DIS DITH CHA	0	DIS DITH CHA	0	0	0
522	0	0	0	0	0	0	SPECIAL MODE2 CHB	0
534	0	0	DIS DITH CHB	0	DIS DITH CHB	0	0	0



9.6.1 Summary of Special Mode Registers

Table 10 lists the location, value, and functions of special mode registers in the device.

Table 10. Special Modes Summary

		<u>-</u>			
	MODE	LOCATION	VALUE AND FUNCTION		
	DIS DITH CHA	01h (bits 5-4), 434h (bits 5, 3)	Creates a noise floor cleaner and improves SFDR;		
Dither mode	DIS DITH CHB	01h (bits 3-2), 534h (bits 5, 3)	see the <i>Internal Dither Algorithm</i> section. 0000 = Dither disabled 1111 = Dither enabled		
Special mode 1	SPECIAL MODE 1 CHA	07h (bits 4-2)	Use for improved HD3.		
	SPECIAL MODE 1 CHB	08h (bits 4-2)	000 = Default after reset 010 = Use for frequency < 120 MHz 111 = Use for frequency > 120 MHz		
Special mode 2	SPECIAL MODE 2 CHA	422h (bits 1-0)	Helps improve HD2.		
	SPECIAL MODE 2 CHB	522h (bits 1-0)	00 = Default after reset 11 = Improves HD2		

9.6.2 Serial Register Descriptions

9.6.2.1 Register 01h (address = 01h)

Figure 165. Register 01h

7	6	5	4 3	2	1	0
0	0	DIS DITHER C	HA DIS [DIS DITHER CHB		0
W-	0h W-0h	R/W-0h		R/W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 11. Register 01h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0.
5-4	DIS DITHER CHA	R/W	0h	These bits enable or disable the on-chip dither. Control these bits with bits 5 and 3 of register 434h. 00 = Dither enabled 11 = Dither disabled. Improves SNR by 0.4 dB for input frequencies up to 170 MHz.
3-2	DIS DITHER CHB	R/W	0h	These bits enable or disable the on-chip dither. Control these bits with bits 5 and 3 of register 534h. 00 = Dither enabled 11 = Dither disabled. Improves SNR by 0.4 dB for input frequencies up to 170 MHz.
1-0	0	W	0h	Must write 0.



9.6.2.2 Register 03h (address = 03h)

Figure 166. Register 03h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CHA GAINEN	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 12. Register 03h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	CHA GAINEN	R/W	0h	Digital gain enable bit for channel A. 0 = Digital gain disabled 1 = Digital gain enabled
0	0	W	0h	Must write 0.

9.6.2.3 Register 04h (address = 04h)

Figure 167. Register 04h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CHB GAINEN	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 13. Register 04h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	CHB GAINEN	R/W	0h	Digital gain enable bit for channel B. 0 = Digital gain disabled 1 = Digital gain enabled
0	0	W	0h	Must write 0.

9.6.2.4 Register 06h (address = 06h)

Figure 168. Register 06h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	TEST PATTERN EN	RESET
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 14. Register 06h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	TEST PATTERN EN	R/W	Oh	This bit enables the test pattern selection for the digital outputs. 0 = Normal operation 1 = Test pattern output enabled
0	RESET	R/W	Oh	Software reset applied. This bit resets all internal registers to the default values and self- clears to 0.



9.6.2.5 Register 07h (address = 07h)

Figure 169. Register 07h

7	6	5	4	3	2	1	0
0	0	0	S	PECIAL MODE1 CI	EN FOVR	0	
W-0h	W-0h	W-0h	R/W-0h			R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 15. Register 07h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0.
4-2	SPECIAL MODE1 CHA	R/W	0h	010 = For frequencies < 120 MHz 111 = For frequencies > 120 MHz
1	EN FOVR	R/W	0h	0 = Normal OVR on OVRx pins 1 = Enable fast OVR on OVRx pins
0	0	W	0h	Must write 0.

9.6.2.6 Register 08h (address = 08h)

Figure 170. Register 08h

7	6	5	4	3	2	1	0
0	0	0	SF	PECIAL MODE1 CH	⊣ В	0	0
W-0h	W-0h	W-0h		R/W-0h	W-0h	W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 16. Register 08h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0.
4-2	SPECIAL MODE1 CHB	R/W	0h	010 = For frequencies < 120 MHz 111 = For frequencies > 120 MHz
1-0	0	W	0h	Must write 0.

9.6.2.7 Register 09h (address = 09h)

Figure 171. Register 09h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	ALIGN TEST PATTERN	DATA FORMAT
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 17. Register 09h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	ALIGN TEST PATTERN	R/W	Oh	This bit aligns test patterns across the outputs of the four channels. 0 = Test patterns of four channels are free-running 1 = Test patterns of all four channels are aligned
0	DATA FORMAT	R/W	0h	This bit sets the digital output data format. 0 = Twos complement 1 = Offset binary



9.6.2.8 Register 0Ah (address = 0Ah)

Figure 172. Register 0Ah

7	6	5	4	3	2	1	0	
0	0	0	0		CHA TEST	PATTERN		
W-0h	W-0h	W-0h	W-0h	R/W-0h				

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 18. Register 0Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	W	0h	Must write 0.
3-0	CHA TEST PATTERN	R/W	0h	These bits control the test pattern for channel A after the TEST PATTERN EN bit is set. 0000 = Normal operation 0001 = All 0's 0010 = All 1's 0011 = Toggle pattern: data alternate between 10101010101010 and 010101010101010. 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 16383. 0101 = Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits. 0110 = Deskew pattern: data are 3AAAh. 1000 = PRBS pattern: data are a sequence of pseudo random numbers. 1001 = 8-point sine-wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: 0, 2399, 8192, 13984, 16383, 13984, 8192, and 2399. Others = Do not use

9.6.2.9 Register 0Bh (address = 0Bh)

Figure 173. Register 0Bh

7	6	5	4	3	2	1	0
CHB TEST PATTERN			0	0	0	0	
	R/W-0h			W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 19. Register 0Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	CHB TEST PATTERN	R/W	Oh	These bits control the test pattern for channel B after the TEST PATTERN EN bit is set. 0000 = Normal operation 0001 = All 0's 0010 = All 1's 0011 = Toggle pattern: data alternate between 10101010101010 and 01010101010101. 0100 = Digital ramp: data increment by 1 LSB every clock cycle from code 0 to 16383. 0101 = Custom pattern: output data are the same as programmed by the CUSTOM PATTERN register bits. 0110 = Deskew pattern: data are 3AAAh. 1000 = PRBS pattern: data are a sequence of pseudo random numbers. 1001 = 8-point sine-wave: data are a repetitive sequence of the following eight numbers that form a sine-wave: 0, 2399, 8192, 13984, 16383, 13984, 8192, and 2399. Others = Do not use
3-0	0	W	0h	Must write 0.



9.6.2.10 Register 0Ch (address = 0Ch)

Figure 174. Register 0Ch

7	6	5	4	3	2	1	0
0	0	0	0		CHA DIGI	ITAL GAIN	
W-0h	W-0h	W-0h	W-0h		R/V	V-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 20. Register 0Ch Field Descriptions

Е	3it	Field	Туре	Reset	Description
7	7-4	0	W	0h	Must write 0.
3	3-0	CHA DIGITAL GAIN	R/W	0h	These bits set the digital gain for individual channels. Register settings are listed in Table 21.

Table 21. Channel Digital Gain

	J	
REGISTER VALUE	DIGITAL GAIN (dB)	MAXIMUM INPUT VOLTAGE (V _{PP})
0000	0	2.0
0001	0.5	1.89
0010	1	1.78
0011	1.5	1.68
0100	2	1.59
0101	2.5	1.50
0110	3	1.42
0111	3.5	1.34
1000	4	1.26
1001	4.5	1.19
1010	5	1.12
1011	5.5	1.06
1100	6	1.00

9.6.2.11 Register 0Dh (address = 0Dh)

Figure 175. Register 0Dh

7	6	5	4	3	2	1	0
CHB DIGITAL GAIN			0	0	0	0	
	R/W-0h			W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after


Table 22. Register 0Dh Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	CHB DIGITAL GAIN	R/W	0h	These bits set the digital gain for the individual channels. Register settings are listed in Table 21.
3-0	0	W	0h	Must write 0.



9.6.2.12 Register 0Eh (address = 0Eh)

Figure 176. Register 0Eh



LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 23. Register 0Eh Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CUSTOM PATTERN[13:6]	R/W	0h	These bits set the custom pattern[13:6] for all channels.

9.6.2.13 Register 0Fh (address = 0Fh)

Figure 177. Register 0Fh

7	6	5	4	3	2	1	0
		CUSTOM PA	ATTERN[5:0]			0	0
	R/W-0h						W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 24. Register 0Fh Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	CUSTOM PATTERN[5:0]	R/W	0h	These bits set the custom pattern[5:0] for all channels.
1-0	0	W	0h	Must write 0.

9.6.2.14 Register 13h (address = 13h)

Figure 178. Register 13h

7	6	5	4	3	2	1	0
LOW SPEED MODE	0	0	0	0	0	0	0
R/W-0h	W-0h						

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 25. Register 13h Field Descriptions

Bit	Field	Туре	Reset	Description
7	LOW SPEED MODE	R/W	0h	Use this bit for sampling frequencies < 25 MSPS. 0 = Normal operation 1 = Low-speed mode is enabled
6-0	0	W	0h	Must write 0.



9.6.2.15 Register 15h (address = 15h)

Figure 179. Register 15h

7	6	5	4	3	2	1	0
0	CHA PDN	CHB PDN	0	STANDBY	GLOBAL PDN	0	PDN PIN DISABLE
W-0h	R/W-0h	R/W-0h	W-0h	R/W-0h	R/W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 26. Register 15h Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	W	0h	Must write 0.
6	CHA PDN	R/W	Oh	Power-down channel A. 0 = Normal operation 1 = Power-down channel A if the PDN PIN DISABLE register bit is set
5	CHB PDN	R/W	0h	Power-down channel B. 0 = Normal operation 1 = Power-down channel B if the PDN PIN DISABLE register bit is set
4	0	W	0h	Must write 0.
3	STANDBY	R/W	Oh	ADCs of both channels enter standby. 0 = Normal operation 1 = Standby
2	GLOBAL PDN	R/W	0h	Global power-down. 0 = Normal operation 1 = Global power-down
1	0	W	0h	Must write 0.
0	PDN PINDISABLE	R/W	0h	This bit disables the power-down control from the pin. 0 = Normal operation 1 = Power-down pin is disabled; use register settings for power-down operations

9.6.2.16 Register 27h (address = 27h)

Figure 180. Register 27h

7	6	5	4	3	2	1	0
CLI	K DIV	0	0	0	0	0	0
R/\	N-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 27. Register 27h Field Descriptions

	Bit	Field	Туре	Reset	Description
	7-6	CLK DIV	R/W	Oh	Internal clock divider for the input sample clock. 00 = Clock divider bypassed 01 = Divide-by-1 10 = Divide-by-2 11 = Divide-by-4
Ī	5-0	0	W	0h	Must write 0.



9.6.2.17 Register 2Ah (address = 2Ah)

Figure 181. Register 2Ah

7	6	5	4	3	2	1	0
SERDES TE	ST PATTERN	IDLE SYNC	TRP LAYER TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK CONFIG DATA DIS
R/V	V-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; -n = value after

Table 28. Register 2Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	SERDES TEST PATTERN	R/W	0h	00 = Normal operation 01 = Outputs clock pattern: output is 10101010 10 = Encoded pattern: output is 1111111100000000 11 = PRBS sequence: output is 2 ¹⁵ – 1
5	IDLE SYNC	R/W	0h	This bit sets the output pattern when SYNC~ is high. 0 = Sync code is K28.5 (BCBCh) 1 = Sync code is BC50h
4	TRP LAYER TESTMODE EN	R/W	0h	This bit generates the long transport layer test pattern mode according to section 5.1.6.3 of the JESD204B specification. 0 = Test mode disabled 1 = Test mode enabled
3	FLIP ADC DATA	R/W	0h	0 = Normal operation 1 = Output data order is reversed: MSB – LSB
2	LANE ALIGN	R/W	Oh	This bit inserts a lane alignment character (K28.3) for the receiver to align to the lane boundary per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts lane alignment characters
1	FRAME ALIGN	R/W	Oh	This bit inserts a frame alignment character (K28.7) for the receiver to align to the lane boundary per section 5.3.3.4 of the JESD204B specification. 0 = Normal operation 1 = Inserts frame alignment characters
0	TX LINK CONFIG DATA DIS	R/W	0h	This bit disables sending the initial link alignment (ILA) sequence when SYNC~ is de-asserted. 0 = Normal operation 1 = ILA disabled

9.6.2.18 Register 2Bh (address = 2Bh)

Figure 182. Register 2Bh

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CTRL K	CTRL F
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 29. Register 2Bh Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	CTRL K	R/W	0h	Enable bit for the number of frames per multiframe. 0 = Default is 9 (20X mode) frames per multiframe 1 = Frames per multiframe can be set in register 31h
0	CTRL F	R/W	0h	Enable bit for the number of octets per frame. 0 = 20X mode using one lane per ADC (default is F = 2) 1 = Octets per frame can be specified in register 30h



9.6.2.19 Register 2Fh (address = 2Fh)

Figure 183. Register 2Fh

7	6	5	4	3	2	1	0
SCRAMBLE EN	0	0	0	0	0	0	0
R/W-0h	W-0h						


LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 30. Register 2Fh Field Descriptions

Bit	Field	Туре	Reset	Description
7	SCRAMBLE EN	R/W	0h	Scramble enable bit in the JESD204B interface. 0 = Scrambling disabled 1 = Scrambling enabled
6-0	0	W	0h	Must write 0.

9.6.2.20 Register 30h (address = 30h)

Figure 184. Register 30h



LEGEND: R/W = Read/Write; -n = value after

Table 31. Register 30h Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	OCTETS PER FRAME	R/W	Oh	These bits set the number of octets per frame (F). 01 = 20X serialization: two octets per frame 11 = 40X serialization: four octets per frame

9.6.2.21 Register 31h (address = 31h)

Figure 185. Register 31h

7	6	5	4	3	2	1	0
0	0	0		FRAM	IES PER MULTI F	RAME	
W-0h	W-0h	W-0h			R/W-0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 32. Register 31h Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	W	0h	Must write 0.
4-0	FRAMES PER MULTI FRAME	R/W	Oh	These bits set the number of frames per multiframe. After reset, the default settings for frames per multiframe are: 20X mode: K = 8 For each mode, K must not be set to a lower value.



9.6.2.22 Register 34h (address = 34h)

Figure 186. Register 34h

7	6	5	4	3	2	1	0
	SUBCLASSV		0	0	0	0	0
	R/W-0h		W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 33. Register 34h Field Descriptions

Bit	t	Field	Туре	Reset	Description
7-5	5	SUBCLASSV	R/W	Un	JESD204B subclass setting. 000 = Subclass 0 backward compatibility with JESD204A 001 = Subclass 1 deterministic latency using the SYSREF signal 010 = Subclass 2 deterministic latency using SYNC~ detection
4-0	0	0	W	0h	Must write 0.

9.6.2.23 Register 3Ah (address = 3Ah)

Figure 187. Register 3Ah

7	6	5	4	3	2	1	0
SYNC REQ	SYNC REQ EN	0	0		OUTPUT CU	RRENT SEL	
R/W-0h	R/W-0h	W-0h	W-0h		R/W	/-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 34. Register 3Ah Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYNC REQ	R/W	0h	This bit generates a synchronization request only when the SYNC REQ EN register bit is set. 0 = Normal operation 1 = Generates sync request
6	SYNC REQ EN	R/W	0h	0 = Sync request is made with the SYNCP~, SYNCM~ pins 1 = Sync request is made with the SYNC REQ register bit
5-4	0	W	0h	Must write 0.
3-0	OUTPUT CURRENT SEL	R/W	Oh	JESD output buffer current selection. 0000 = 16 mA 0001 = 15 mA 0010 = 14 mA 0011 = 13 mA 0100 = 20 mA 0101 = 19 mA 0110 = 18 mA 0110 = 18 mA 1000 = 8 mA 1001 = 7 mA 1010 = 6 mA 1011 = 5 mA 1110 = 12 mA 1111 = 9 mA



9.6.2.24 Register 3Bh (address = 3Bh)

Figure 188. Register 3Bh

7	6	5	4	3	2	1	0
L	NK LAYER TESTMO	DE	LINK LAYER RPAT	0	F	PULSE DET MODE	ES
	R/W-0h		R/W-0h	W-0h		R/W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 35. Register 3Bh Field Descriptions

Bit	Field	Type	Reset	Description						
7-5	LINK LAYER TESTMODE	R/W	0h	These bits generate a pattern according to section 5.3.3.8.2 of the JESD204B specification. 000 = Normal ADC data 001 = D21.5 (high-frequency jitter pattern) 010 = K28.5 (mixed-frequency jitter pattern) 011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences) 100 = 12 octet RPAT jitter pattern						
4	LINK LAYER RPAT	R/W	0h	This bit changes the running disparity in the modified RPAT pattern test mode (only when link layer test mode = 100). 0 = Normal operation 1 = Changes disparity						
3	0	W	0h	Must write 0.						
2-0	PULSE DET MODES	R/W	0h	These bits select different detection modes for SYSREF (subclass 1) and SYNC~ (subclass2). Register settings are listed in Table 36.						

Table 36. PULSE DET MODES Register Settings

D2	D1	D0	FUNCTIONALITY
0	Don't care	0	Allow all pulses to reset input clock dividers
1	Don't care	0	Do not allow reset of analog clock dividers
Don't care	0 to 1 transition	1	Allow one pulse immediately after the 0 to 1 transition to reset the divider



9.6.2.25 Register 3Ch (address = 3Ch)

Figure 189. Register 3Ch

7	6	5	4	3	2	1	0
FORCE LMFC COUNT			RELEASE	ILAN SEQ			
R/W-0h			R/V	V-0h			

LEGEND: R/W = Read/Write; -n = value after

Table 37. Register 3Ch Field Descriptions

Bit	Field	Туре	Reset	Description
7	FORCE LMFC COUNT	R/W	0h	0 = Normal operation 1 = Enables using a different starting value for the LMFC counter
6-2	LMFC COUNT INIT	R/W	0h	If SYSREF is transmitted to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the Rx can be synchronized early because the Rx receives the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.
1-0	RELEASE ILAN SEQ	R/W	0h	These bits delay the lane alignment sequence generation by 0, 1, 2, or 3 multiframes after the code group synchronization. 00 = 0 01 = 1 10 = 2 11 = 3

9.6.2.26 Register 422h (address = 422h)

Figure 190. Register 422h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SPECIAL MODE2 CHA	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-1h	W-0h

LEGEND: W = Write only; -n = value after

Table 38. Register 422h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	SPECIAL MODE2 CHA	W	1h	Always write 1 for improved HD2 performance.
0	0	W	0h	Must write 0.



9.6.2.27 Register 434h (address = 434h)

Figure 191. Register 434h

7	6	5	4	3	2	1	0
0	0	DIS DITH CHA	0	DIS DITH CHA	0	0	0
W-0h	W-0h	R/W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 39. Register 434h Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0.
5	DIS DITH CHA	R/W	0h	Set this bit along with bits 5 and 4 of register 01h. 00 = Default 11 = Dither is disabled for channel A. In this mode, SNR typically improves by 0.5 dB at 70 MHz.
4	0	W	0h	Must write 0.
3	DIS DITH CHA	R/W	0h	Set this bit along with bits 5 and 4 of register 01h. 00 = Default 11 = Dither is disabled for channel A. In this mode, SNR typically improves by 0.5 dB at 70 MHz.
2-0	0	W	0h	Must write 0.

9.6.2.28 Register 522h (address = 522h)

Figure 192. Register 522h

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SPECIAL MODE2 CHB	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-1h	W-0h

LEGEND: W = Write only; -n = value after

Table 40. Register 522h Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	W	0h	Must write 0.
1	SPECIAL MODE2 CHB	W	1h	Always write 1 for better HD2 performance.
0	0	W	0h	Must write 0.



9.6.2.29 Register 534h (address = 534h)

Figure 193. Register 534

7	6	5	4	3	2	1	0
0	0	DIS DITH CHB	0	DIS DITH CHB	0	0	0
W-0h	W-0h	R/W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after

Table 41. Register 534 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	W	0h	Must write 0.
5	DIS DITH CHB	R/W	0h	Set this bit along with bits 3 and 2 of register 01h. 00 = Default 11 = Dither is disabled for channel B. In this mode, SNR typically improves by 0.5 dB at 70 MHz.
4	0	W	0h	Must write 0.
3	DIS DITH CHB	R/W	0h	Set this bit along with bits 3 and 2 of register 01h. 00 = Default 11 = Dither is disabled for channel B. In this mode, SNR typically improves by 0.5 dB at 70 MHz.
2-0	0	W	0h	Must write 0.


10 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 250 MHz to achieve good phase and amplitude balances at ADC inputs. When designing the dc driving circuits, the ADC input impedance must be considered. Figure 194 and Figure 195 show the impedance ($Z_{in} = R_{in} \parallel C_{in}$) across the ADC input pins.







10.2 Typical Applications

10.2.1 Driving Circuit Design: Low Input Frequencies




Figure 196. Driving Circuit for Low Input Frequencies

10.2.1.1 Design Requirements


For optimum performance, the analog inputs must be driven differentially. An optional $5-\Omega$ to $15-\Omega$ resistor in series with each input pin can be kept to damp out ringing caused by package parasitics. The drive circuit may have to be designed to minimize the affect of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

10.2.1.2 Detailed Design Procedure

A typical application using two back-to-back coupled transformers is illustrated in Figure 196. The circuit is optimized for low input frequencies. An external R-C-R filter using $50-\Omega$ resistors and a 22-pF capacitor is used. With the series inductor (39 nH), this combination helps absorb the sampling glitches.

10.2.1.3 Application Curves

Figure 197 shows the performance obtained by using the circuit illustrated in Figure 196.



 f_S = 160 MSPS, SNR = 72.4 dBFS, f_{IN} = 10 MHz, SFDR = 92.3 dBc

Figure 197. FFT for 10-MHz Input Signal (Dither On)



Typical Applications (continued)

10.2.2 Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz




Figure 198. Driving Circuit for Mid-Range Input Frequencies (100 MHz < f_{IN} < 230 MHz)

10.2.2.1 Design Requirements


See the *Design Requirements* section for further details.

10.2.2.2 Detailed Design Procedure

When input frequencies are between 100 MHz to 230 MHz, an R-LC-R circuit can be used to optimize performance, as shown in Figure 198.

10.2.2.3 Application Curve

Figure 199 shows the performance obtained by using the circuit shown in Figure 198.



 f_S = 160 MSPS, SNR = 70.6 dBFS, f_{IN} = 170 MHz, SFDR = 94.4 dBc

Figure 199. FFT for 170-MHz Input Signal (Dither On)



Typical Applications (continued)

10.2.3 Driving Circuit Design: Input Frequencies Greater than 230 MHz




Figure 200. Driving Circuit for High Input Frequencies (f_{IN} > 230 MHz)

10.2.3.1 Design Requirements


See the Design Requirements section for further details.

10.2.3.2 Detailed Design Procedure

For high input frequencies (> 230 MHz), using the R-C-R or R-LC-R circuit does not show significant improvement in performance. However, a series resistance of 10 Ω can be used, as shown in Figure 200.

10.2.3.3 Application Curve

Figure 201 shows the performance obtained by using the circuit shown in Figure 200.



 f_S = 160 MSPS, SNR = 63.2 dBFS, f_{IN} = 450 MHz, SFDR = 65.7 dBc

Figure 201. FFT for 450-MHz Input Signal (Dither On)

11 Power-Supply Recommendations

The device requires a 1.8-V nominal supply for AVDD and DVDD. There are no specific sequence power-supply requirements during device power-up. AVDD and DVDD can power up in any order.



12 Layout

12.1 Layout Guidelines

The ADC32J4x EVM layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 202. Some important points to remember when laying out the board are:

- 1. Analog inputs are located on opposite sides of the device pin out to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pin out in opposite directions as much as possible, as shown in the reference layout of Figure 202.
- 2. In the device pin out, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 202 as much as possible.
- 3. Keep digital outputs away from the analog inputs. When these digital outputs exit the pin out, the digital output traces must not be kept parallel to the analog input traces because this configuration may result in coupling from digital outputs to analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- 4. At each power-supply pin (AVDD and DVDD), a 0.1-μF decoupling capacitor must be kept close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-μF, 1-μF, and 0.1-μF capacitors can be kept close to the supply source.

12.2 Layout Example




Figure 202. Typical Layout of the ADC32J4x Board



13 Device and Documentation Support

13.1 Related Links

Table 42 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 42. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ADC32J45	Click here	Click here	Click here	Click here	Click here	
ADC32J44	Click here	Click here	Click here	Click here	Click here	
ADC32J43	Click here	Click here	Click here	Click here	Click here	
ADC32J42	Click here	Click here	Click here	Click here	Click here	

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments.

PowerPAD is a trademark of Texas Instruments, Inc.

All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-Apr-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADC32J42IRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	(6) NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J42	Samples
ADC32J42IRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J42	Samples
ADC32J43IRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J43	Samples
ADC32J43IRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J43	Samples
ADC32J44IRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J44	Samples
ADC32J44IRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J44	Samples
ADC32J45IRGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J45	Samples
ADC32J45IRGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 85	AZ32J45	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 23-Apr-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Sep-2021

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC32J42IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC32J43IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC32J44IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2
ADC32J45IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.5	12.0	16.0	Q2

www.ti.com 1-Sep-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC32J42IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0
ADC32J43IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0
ADC32J44IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0
ADC32J45IRGZR	VQFN	RGZ	48	2500	350.0	350.0	43.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated