



September 1995
Revised March 1999

**CGS3311 • CGS3312 • CGS3313 • CGS3314 • CGS3315 •
CGS3316 • CGS3317 • CGS3318 • CGS3319 CMOS Crystal
Clock Generators**

CGS3311 • CGS3312 • CGS3313 • CGS3314 • CGS3315 • CGS3316 • CGS3317 • CGS3318 • CGS3319 CMOS Crystal Clock Generators

General Description

The CGS3311, CGS3312, CGS3313, CGS3314, CGS3315, CGS3316, CGS3317, CGS3318 and CGS3319 devices are designed for Clock Generation and Support (CGS) applications up to 110 MHz. The CGS331x series of devices are crystal controlled CMOS oscillators requiring a minimum of external components. The 331x devices provide selectable output divide ratio (and selectable crystal drive level). The circuit is designed to operate over a wide frequency range using fundamental model or overtone crystals.

Features

- Fairchild's CGS family of devices for high frequency clock source applications
- Crystal frequency operation range:
fundamental: 10 MHz to 100 MHz typical
3rd or 5th overtone: 10 MHz to 85 MHz
- Programmable oscillator drive
- Selectable fast output edge rates
- Output symmetry circuit to adjust 50% duty cycle point between CMOS and TTL levels
- Output current drive of 48 mA for I_{OL}/I_{OH}
- FACT™ CMOS output levels
- Output has high speed short circuit protection
- Basic oscillator type: Pierce
- Hysteresis inputs to improve noise margin


Ordering Code:

Order Number	Package Number	Package Description
CGS3311M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3312M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3313M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3314M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3315M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3316M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3317M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3318M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CGS3319M	M08A	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

FACT™ is a trademark of Fairchild Semiconductor Corporation.


Connection Diagrams




(A) 3311




(E) 3315




(B) 3312




(F) 3316




(C) 3313




(G) 3317



(D) 3314



(H) 3318



(I) 3319

Truth Tables

Division Selection

DIVB	DIVA	OEL	OEH	Divider Output
F	0/F	X	X	Divide-by 1
1	0/F	0	1	Divide-by 2
0	0/F	0	1	Divide-by 4
F	1	0	1	Divide-by 8
1	1	0	1	Divide-by 16
0	1	0	1	Divide-by 32
X	X	1	X	Output Reset HIGH at Re-enable
X	X	X	0	Output Reset HIGH at Re-enable

Note: Actual value of the floating OSC_DR and DIVB input is Vcc/2

Rise and Fall Time Selection

OSC_DR	DIV	TRF	Rise/Fall Time (ns)
F	N	0/F	2
F	N	1	less than 2
F	Y	0/F	4
F	Y	1	2
0,1	X	0/F	4
0,1	X	1	2

Drive Selection

OSC_DR	Drive
0	Low
1	Medium
F	High

Note: Where "F" indicates floating the input.

Pin Descriptions

Note: Pin out varies for each device.

OSC_IN	Input to Oscillator Inverter. The output of the crystal would be connected here.	OEL	Active LOW 3-STATE enable pin. This pin pulls to a low value when left floating and 3-STATE the output when forced HIGH. This pin has TTL compatible input levels.
OSC_OUT	Resistive Buffered Output of the Oscillator Inverter	TRF	Rise and Fall time override pin. Available only for die form.
OSC_DR	3 Level input pin that selects Oscillator Drive Level	OUT	This pin is the main clock output on the device.
DIVA	Input used to select Binary Divide-by Option. This pin has CMOS compatible input levels.	OSCLO_1	The Oscillator LOW pin is the ground for the Oscillator.
OEH	Active HIGH 3-STATE enable pin. This pin pulls to a high value when left floating and 3-STATEs the output when forced low. This pin has TTL compatible input levels.	OSCLO_2	This pin is the same signal as OSCLO_1. It has been provided as an alternate connection for OSCLO_1 for hybrid assemblies.
		V _{CC}	The power pin for the chip.
		GND	The ground pin for all sections of the circuitry except the oscillator and oscillator related circuitry.


Functional Table

Summary of Device Options

Device	Divide	Enable	Drive	Output Rise/Fall Time (ns)
3311	1, 2, 4	OEH	L, M, H	2, 4
3312	1, 2, 4	OEH	H	2, 4
3313	8, 16, 32	OEH	H	4
3314	8, 16, 32	OEH	L, M, H	4
3315	1, 2, 4	OEL	H	1, 2
3316	4	OEH	H	4
3317	32	OEH	H	4
3318	1, 2, 4	OEH	H	1, 2
3319	1, 2, 4	OEL	L, M, H	2, 4


Each drive has one output with the choices of selecting frequency divide, output enable, crystal drive and output rise and fall time. Crystal drive options are:
L = LOW Drive
M = MEDIUM Drive
H = HIGH Drive

Block Diagrams




Note: Pin numbers vary for each device

Oscillator Stage



Output Stage



Absolute Maximum Ratings (Note 1)		Recommended Operating Conditions						
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C		Units	Conditions
			Typ	Guaranteed Limits	Min	Max		
V _{IHTTL}	Minimum HIGH Level Input Voltage, TTL Level Inputs (OEH, OEL)	4.5 5.5		2.0 2.0		2.0 2.0	V	
V _{ILTTL}	Maximum LOW Level Input Voltage, TTL Level Inputs (OEH, OEL)	4.5 5.5			0.8 0.8		V	
V _{IHC MOS}	Minimum HIGH Level Input Voltage, CMOS Level Inputs (DIVA)	4.5 5.5		3.15 3.85		3.15 3.85	V	
V _{ILCMOS}	Maximum LOW Level Input voltage, CMOS Level Inputs (DIVA)	4.5 5.5		1.35 1.65		1.35 1.65	V	
V _{IN3L_H}	Minimum Logic 1 Input for Three Level Input (DIVB, OSC_DR)	4.5 5.5		4.05 4.95		4.05 4.95	V	
V _{IN3L_1/2}	Minimum Logic 1/2 Input for Three Level Input (DIVB, OSC_DR)	4.5 5.5		1.8 2.2	2.7 3.3	1.8 2.2	V	
V _{IN3L_L}	Maximum Logic 0 Input Level Three Level Input (DIVB, OSC_DR)	4.5 5.5			0.45 0.45		V	
V _{OH}	Minimum HIGH Level Output Voltage	4.5	4.49	4.40		4.40	V	I _{OUT} = -50µA
		5.5	5.49	5.40		5.40		I _{OH} = -48 mA V _{IN} = V _{IH} or V _{IH}
V _{OL}	Minimum LOW Level Output Voltage	4.5	0.001		0.1		V	I _{OUT} = 50µA
		5.5	0.001		0.1			I _{OL} = +48mA V _{IN} = V _{IL} or V _{IH}
I _{IHRES}	Input Current for Pins DIVB, OSC_DR, and DIVA (Input is Logic HIGH)	5.5		220	360	200	380	µA V _{IN} = 5.5V
I _{ILRES}	Input Current for Pins DIVB, OSC_DR, and DIVA (Input is Logic LOW)	5.5		-220	-360	-200	-380	µA V _{IN} = 0.0V
I _{IHENAB}	Input Current for Enable Pin OEL	5.5		90	160	85	175	µA V _{IN} = 5.5V
I _{ILENAB}	Input Current for Enable Pin OEH	5.5		-90	-160	-85	-175	µA V _{IN} = 0.0V
I _{IHOSC}	Input Current for OSC_IN Pin (Indicates Bias Resistance)	5.5		20	100	20	125	µA V _{IN} = 5.5V
I _{ILOSC}	Input Current for OSC_IN Pin (Indicates Bias Resistance)	5.5		-20	-100	-20	-125	µA V _{IN} = 0.0V
I _{OZH}	Output Disabled Current (Output HIGH)	4.5 5.5			3.0 3.0		5.0 5.0	µA V _{OUT} = V _{CC}

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40° C to +85°C		Units	Conditions		
			Typ	Guaranteed Limits						
				Min	Max	Min				
I _{OZL}	Output Disabled Current (Output LOW)	4.5 5.5		-140 -170		-150 -180	µA	V _{OUT} = 0.0V		
I _{OLD}	Minimum Dynamic Output Current	5.5		75		75	mA	V _{OLD} = 1.65v		
I _{OHD}	Minimum Dynamic Output Current	5.5		-75		-75	mA	V _{OHD} = 3.85V		
I _{CCOSC_L}	Additional I _{CC} with OSC_IN Floating. LOW Drive Mode	4.5 5.5		0.6 6.5		0.6 6.5	mA	OSC_IN = Float		
I _{CCOSC_M}	Additional I _{CC} with OSC_IN Floating. LOW Drive Mode	4.5 5.5		1.7 12.4		1.7 12.4	mA	OSC_IN = Float		
I _{CCOSC_H}	Additional I _{CC} with OSC_IN Floating. LOW Drive Mode	4.5 5.5		5.5 31.5		5.5 31.5	mA	OSC_IN = Float		
I _{CCT}	Additional Maximum I _{CC} per Input (OEH, OEL Pins)	5.5			1.5		1.5	mA		
I _{CC3L}	Additional Maximum I _{CC} per Input (DIVB, OSC_DR Inputs)	5.5			1.5		1.5	mA		
								DIVB, OSC_DR Inputs Equal to V _{CC/2}		

AC Electrical Characteristics


Over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	V _{CC} (V) (Note 2)	T _A = -40° C to +85°C C _L = 50 pF			Units
			Min	Type	Max	
f _{MAX}	Frequency Maximum	5.0	100			ns
t _{PZH}	Output HIGH Enable Time	5.0	1.0		31.5	ns
t _{PZL}	Output LOW Enable Time	5.0	1.0		28.0	ns
t _{PHZ}	Output HIGH Disable Time	5.0	1.0		21.5	ns
t _{PLZ}	Output LOW Disable Time	5.0	1.0		16.0	ns
t _{RISE}	Rise/Fall Time	5.0		4.0		ns
t _{FALL}	30 pF (20% to 80%)					

Note 2: Voltage Range 5.0 is 5.0V ± 0.5V

**CGS3311 • CGS3312 • CGS3313 • CGS3314 • CGS3315 • CGS3316 • CGS3317 • CGS3318 • CGS3319 CMOS Crystal
Clock Generators**

Physical Dimensions inches (millimeters) unless otherwise noted



8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
Package Number M08A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com