

TS12001

A 0.65V/1µA Nanopower Voltage Detector with Dual Outputs DESCRIPTION

FEATURES

- Nanopower Voltage Detector in Single 4 mm² ٠ Package
- Ultra Low Total Supply Current: 1µA (max)
- Supply Voltage Operation: 0.65V to 2.5V
- Preset 0.78V UVLO Trip Threshold
- Internal ±10mV Hysteresis
- **Resettable Latched Comparator**
- ٠ Complimentary and Open-drain Comparator Outputs
- Separate Comparator Output Supply Pin

APPLICATIONS

Power-Fail Indicator Low-Battery Detection **Battery-Backup Detection** CPU, Microprocessor, and Logic Reset Controller Battery-powered Systems

The TS12001 voltage detector combines a 0.58V reference and a comparator with resettable comparator latch in a single package. The TS12001 operates from a single 0.65V to 2.5V power supply and consumes less than 1µA total supply current. Optimized for ultra-long life operation, the TS12001 expands the growing "NanoWatt Analog™" highperformance analog integrated circuits portfolio.

The voltage detector exhibits a preset UVLO threshold voltage of 0.78V (typ) or can be set to other threshold voltages with two external resistors. The comparator exhibits ±10mV of internal hysteresis for clean, chatter-free output switching. The TS12001 also offers both push-pull and open-drain outputs. When compared against similar products, the TS12001 offers а factor-of-2 lower power consumption and at least a 33% reduction in pcb area.

The TS12001 is fully specified over the -40°C to +85°C temperature range and is available in a lowprofile, 10-pin 2x2mm TDFN package with an exposed back-side paddle.

TYPICAL APPLICATION CIRCUIT



A Nanopower 1.8V Core System Voltage Detector



ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V_{IN} to V_{SS}) Supply Voltage (OV_{DD} to V_{SS})	
Input Voltage	
SET	$V_{SS} - 0.3V$ to $V_{IN} + 0.3V$
LHDET	V _{SS} - 0.3V to +5.5V
Output Voltage	
REFOUT	
COUTPP	
COUTOD	V _{ss} - 0.3V to +5.5V

Output Current	
COUTPP, COUTOD	20mA
Short-Circuit Duration	
(REFOUT, COUTPP, COUTOD)	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
10-Pin TDFN (Derate at 13.48mW/°C above +70°C	;) 1078mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s)	+300°C

Electrical and thermal stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to any absolute maximum rating conditions for extended periods may affect device reliability and lifetime.

PACKAGE/ORDERING INFORMATION



Lead-free Program: Silicon Labs supplies only lead-free packaging.

Consult Silicon Labs for products specified with wider operating temperature ranges.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = OV_{DD} = 0.8V$; $V_{SS} = 0V$; $V_{SET} = V_{SS}$; $V_{COUTPP} = HiZ$; $V_{COUTOD} = HiZ$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$. See note 1.

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage	V _{IN}			0.65		2.5	V
Supply Current	I _{IN}	REFOUT = open	T _A = +25°C			0.8	μA
	IIN		$-40^{\circ}C \le T_A \le 85^{\circ}C$			1	μΑ
UVLO Output							
Driver Supply	OV _{DD}			0.65		2.5	V
Voltage							
Output Driver Supply Current	I _{ODD}					0.1	μA
Preset UVLO		V _{IN} falling until COUTPP switches LOW		725	761	797	
Trip Point		V _{IN} rising until COUTPP switches HIGH		743	781	818	mV
p · o			T _A = +25°C	540	567	595	
		V _{SET} falling until COUTPP switches LOW	-40°C ≤ T _A ≤ 85°C	534		604	
SET Trip Point			$T_{A} = +25^{\circ}C$	560	587	615	
		V _{SET} rising until COUTPP switches HIGH	-40°C ≤ T _A ≤ 85°C	550		620	
SET Trip		V _{SET} rising			13		
Response Time		V _{SET} falling			10		μs
Preset UVLO					±10		mV
Trip Hysteresis					±10		IIIV
SET Enable		See Note 2		90			mV
Threshold				50			111.0
SET Input		V _{SET} = V _{SS} ; V _{SET} = V _{IN}				20	nA
Leakage			0.70\/ < \/ < 4.4\/			0.4	
LHDET Input Low Voltage	VIL	Comparator Latched Output Enabled	$0.78V \le V_{IN} \le 1.1V$ $1.1V < V_{IN} \le 2.5V$			0.1	V
LOW Voltage		Comparator Latched Output	$1.10 < V_{IN} \le 2.50$ $0.78V \le V_{IN} \le 1.1V$	V 01		0.2	
High Voltage	VIH	Disabled	$1.1V < V_{IN} \le 2.5V$	V _{IN} -0.1			V
LHDET Input			1.1V < V _N = 2.3V	1			
Leakage		$V_{LHDET} = V_{SS}; V_{LHDET} = 5.5V$				100	nA
Reference			T _A = +25°C	555	577	600	
Output Voltage	V _{REF}		$-40^{\circ}C \le T_A \le 85^{\circ}C$	552	011	602	mV
Reference	1				1		1
Load		$I_{OUT} = \pm 100 nA$				0.5	%
Regulation							
Output High	V _{OH}	COUTPP; IOUT = -100µA		V _{IN} -0.1			V
Voltage	• UH			V IIN U.I			v
Output Low	V _{OL}	COUTPP; I _{OUT} = 100µA				V _{ss} +0.1	V
Voltage	02	,				00	
Output Low Voltage	V _{OL}	COUTOD; I _{OUT} = 100µA				V _{SS} + 0.11	V
Output Short-		Sourcing; V _{COUTPP} = V _{SS}		0.1			mA
Output Short-		Sourcing, $v_{COUTPP} = v_{SS}$		0.1			mA
Circuit	laa	Sinking: Vacures - Vac					
Circuit Current	I _{SC}	Sinking; $V_{COUTPP} = V_{IN}$		0.5	14		
Circuit Current, Open Drain	I _{sc}	Sinking; $V_{COUTPP} = V_{IN}$ Sinking; $V_{COUTOD} = V_{IN}$ COUTOD; $V_{COUTOD} = 5V$		0.5	1.4	20	mA mA nA

Note 1: All devices are 100% production tested at $T_A = +25^{\circ}C$ and are guaranteed by characterization for $T_A = T_{MIN}$ to T_{MAX} , as specified. **Note 2:** A SET voltage above this threshold voltage enables the SET pin voltage to control the comparator output.



TYPICAL PERFORMANCE CHARACTERISTICS

V_{IN} = OV_{DD} = 2.5V; V_{SS} = 0V; V_{SET} = V_{SS}; V_{COUTPP} = HiZ; V_{COUTOD} = HiZ, unless otherwise noted. Typical values are at T_A = +25°C.





1.58

SUPPLY VOLTAGE - V

2.04

1.11

2.5



TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{IN}} = OV_{\text{DD}} = 2.5V; V_{\text{SS}} = 0V; V_{\text{SET}} = V_{\text{SS}}; V_{\text{COUTPP}} = \text{HiZ}; V_{\text{COUTOD}} = \text{HiZ}, \text{ unless otherwise noted}. Typical values are at T_{\text{A}} = +25^{\circ}\text{C}.$



COUTPP Power-Up Transient Response $V_{SET} = 2.5V, C_{LOAD} = 15pF$



100ms/DIV



COUTPP Transient Response with \overline{LHDET} V_{IN} = OV_{DD} = 2.5V, C_{LOAD} = 15pF



500µs/DIV



PIN FUNCTIONS

PIN	NAME	FUNCTION
1	VIN	Positive Supply Voltage. Connect a 0.1µF bypass capacitor from this pin to analog VSS/GND.
2	SET	External UVLO Trip Threshold Set Pin. When this pin is set to VSS, the internal preset 0.78V UVLO trip threshold controls the comparator output. When the applied voltage to this pin is higher than 90mV, the SET pin sets the trip threshold and controls the comparator output. If the SET pin is not used, connect the pin to to VSS.
3	NC	No Connection
4	VSS	Negative Supply Voltage.
5	LHDET	Latch Enable Pin. When LHDET is set HIGH, the outputs of the comparator will toggle normally based on the inputs to the comparator. When LHDET is set LOW and COUTPP is HIGH, COUTPP will remain HIGH despite any changes to the input of the comparator. COUTPP will once again respond to changes to the input when LHDET is toggled HIGH. If COUTPP is initially LOW and the LHDET is then LOW, COUTPP will stay LOW. If a LOW-to-HIGH transition occurs on COUTPP, COUTPP will switch to HIGH and stay HIGH and not respond to any changes at the input. The LHDET pin must always be set to a known state. For unlatched comparator operation, set LHDET to HIGH. The open-drain output (COUTOD) is the inverted version of the COUTPP output.
6	REFOUT	0.58V Reference Output
7	NC	No Connection
8	COUTOD	Comparator Open-Drain Output
9	COUTPP	Comparator Push-Pull Output
10	OVDD	Output Driver Positive Supply Voltage. Connect a 0.1µF bypass capacitor from this pin to analog VSS/GND.
EP		Exposed paddle is electrically connected to VSS/GND.





THEORY OF OPERATION

The TS12001 combines a $0.58V \pm 4.5\%$ reference and an analog comparator with a resettable comparator latch in a single package. The TS12001 operates from a single 0.65V to 2.5V power supply and consumes less than 1µA total supply current. The TS12001 comparator has a push-pull and opendrain output driver. The push-pull output driver is powered from a separate supply voltage, OV_{DD} . The open-drain output stage allows for easy output voltage level translation as may be required when driving systems powered with a different power supply rail. The analog comparator exhibits $\pm 10mV$ of internal hysteresis for clean, chatter-free output switching. The internal reference was designed to sink or source up to $0.1\muA$ load currents.

The TS12001 has a preset UVLO threshold voltage of 0.78V (typ) or can be set to other threshold voltages with two external resistors where the divided

voltage is applied to the SET pin. When the SET pin voltage is grounded or it is less than approximately 90mV, the internal preset UVLO threshold circuit will control the comparator outputs. If the SET pin is above approximately 90mV, the external voltage divider circuit will control the comparator outputs. The 0.58V reference voltage is tied to the inverting input of the comparator and the output of a switch is connected to the non-inverting input of the comparator. The output of the switch is either the SET voltage or the internal UVLO threshold voltage, depending on whether the SET pin voltage is above or below approximately 90mV. If the switch output is above 0.58V, the push-pull output (COUTPP) will be HIGH and the open-drain output (COUTOD) will be LOW and vice versa. For proper operation, the supply voltage V_{IN} must be applied before the output driver supply voltage (OV_{DD}) is applied.

The TS12001 has a latch enable pin (LHDET) that

TS12001

SILICON LABS

allows the output of the comparator to latch to a HIGH state under certain conditions. If LHDET is set HIGH, the COUTPP output will switch based on the input to the comparator. When LHDET is set LOW and COUTPP is HIGH, COUTPP will remain HIGH until LHDET goes HIGH. If COUTPP is initially LOW instead, COUTPP will remain LOW until a LOW-to-HIGH transition occurs on the COUTPP output. After this event, COUTPP will remain HIGH and be unresponsive to any changes at the input of the comparator until LHDET goes HIGH. In essence, the LHDET pin offers a LOW-to-HIGH detection. However, LHDET must not be left open. The opendrain output, COUTOD, is the inverter version of the COUTPP output. Connect LHDET to VIN for normal operation or to V_{SS} for LHDET enable.

If the SET pin is not used, it cannot be left unconnected and should be tied to $V_{\mbox{\scriptsize SS}}.$

Comparator

The TS12001 has an internal comparator that can eliminate supply glitches that commonly occur when

output transitions occur. In addition, the input exhibits ± 10 mV of internal hysteresis in order to insure clean output switching behavior. The outputs can swing to within 100mV of the supply rails. The COUTPP output can source and sink 0.1mA and 0.5mA of current. The COUTD outputs can sink 1.4mA of current with V_{COUTOD} = 0.78V

Internal Reference

The TS12001's on-board 0.58V \pm 4.5% reference voltage can source and sink 0.1µA and 0.1µA of current and can drive a capacitive load less than 50pF and greater than 50nF with a maximum capacitive load of 250nF. The higher the capacitive load, the lower the noise on the reference voltage and the longer the time needed for the reference voltage to respond and become available on the REFOUT pin. With a 250nF capacitive load, the response time is approximately 20ms. While also available as a separate pin as REFOUT, the reference is tied internally to the inverting input of the comparator.

APPLICATIONS INFORMATION

External Voltage Detector Design

Depending on the battery voltage used and the voltage one wishes to detect, the TS12001 can be designed accordingly. As shown in Figure 1, R1 and R2 can be selected based on the desired voltage to detect. Table 1. provides R1 and R2 resistor combinations for detecting various $V_{\rm IN}$ voltages.

V _{IN} Threshold Voltage(V)	R1(MΩ)	R2(MΩ)
0.9	2.2	4.02
1.07	3.32	4.02
1.28	4.75	4.02
1.52	6.49	4.02
1.85	8.66	4.02

Table 1. Resistor Combinations for Several VINThreshold Voltages

The design equation for this circuit is shown below. The SET pin voltage (V_{SET}) that will cause a HIGH-to-LOW transition on the output is approximately 580mV. To design the circuit, R1

or R2 can be selected along with the desired battery voltage to detect.

Then, the second resistor value can be evaluated using the voltage divider equation below.

$$R1 = \frac{V_{IN} \times R2 - V_{SET} \times R2}{V_{SET}}$$

A Nanopower 1.8V Core System Voltage Detector

When power supply rails sag in any system, it is important to alert the CPU. A CPU can be used to detect when I/O or core system voltages sag below a prescribed threshold as shown Figure 2. In this circuit, a 1.8V core system voltage detector is designed around the TS12001 providing a low battery detect signal. R1 and R2 were selected to set a SET voltage at 582mV so that when VCORE drops below 1.77V, the TS12001 output transitions to LOW. It is recommended to use 1% resistors for optimal accuracy. The circuit consumes approximately 0.75 μ A of current when VCORE = 1.8V.

PC Board Layout and Power-Supply Bypassing

While power-supply bypass capacitors are not typically required, it is good engineering practice to use 0.1uF bypass capacitors close to the device's



power supply pins. When the power supply impedance is high, the power supply leads are long, or there is excessive noise on the power supply traces. To reduce stray capacitance, it is also good engineering practice to make signal trace lengths as short as possible. Also recommended are a ground plane and surface mount resistors and capacitors.

Input Noise

Radiated noise is common in low power circuits that require high impedance circuits. To minimize this effect, all traces between any of the inputs and passive component networks should be made as short as possible.



Figure 1. External Voltage Detector Design Circuit



Figure 2. A Nanopower 1.8V Core System Voltage Detector Circuit



PACKAGE OUTLINE DRAWING



Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

Silicon Laboratories, Inc. 400 West Cesar Chavez, Austin, TX 78701 +1 (512) 416-8500 • www.silabs.com



Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific to result in significant personal injury or death. Silicon Laboratories products are generally not intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com