


N-channel 650 V, 15 A, 0.250 Ω typ., MDmesh™ II Power MOSFET in a I²PAKFP package

Datasheet - production data



Features

Order code	V _{DSS} @T _{jmax}	R _{DS(on)} max.	I _D
STFI20NM65N	710 V	0.270 Ω	15 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.




Table 1. Device summary

Order code	Marking	Packages	Packaging
STFI20NM65N	20NM65N	I ² PAKFP (TO-281)	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
2.1	Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Revision history	11

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain source voltage	650	V
V_{GS}	Gate source voltage	± 25	V
I_D	Drain current continuous $T_C = 25^\circ\text{C}$	15 ⁽¹⁾	A
I_D	Drain current continuous $T_C = 100^\circ\text{C}$	9.45	A
$I_{DM}^{(2)}$	Drain current pulsed	60	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	30	W
$dv/dt^{(3)}$	Peak diode recovery voltage slope	15	V/ns
V_{ISO}	Insulation withstand voltage (RMS) from all three leads to external heatsink ($t=1\text{ s}; T_C = 25^\circ\text{C}$)	2500	V
T_{stg} T_J	Storage temperature Max. operating junction temperature	-55 to 150 150	$^\circ\text{C}$

1. Limited only by maximum temperature allowed.
2. Pulse width limited by safe operating area.
3. $I_{SD} \leq 15\text{ A}$, $di/dt \leq 400\text{ A}/\mu\text{s}$, $V_{DS\ peak} \leq V_{(\text{BR})DSS}$, $V_{DD} = 80\% V_{(\text{BR})DSS}$.

Table 3. Thermal data

Symbol	Parameters	Value	Unit
R_{thjc}	Thermal resistance junction-case max.	4.17	$^\circ\text{C}/\text{W}$
R_{thja}	Thermal resistance junction-ambient max.	62.5	$^\circ\text{C}/\text{W}$

Table 4. Avalanche characteristics

Symbol	Parameters	Value	Unit
I_{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_{j\ max}$)	4	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$)	115	mJ

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified).

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
I_{DSS}	Zero gate voltage drain current ($V_{GS}=0$)	$V_{DS} = 650 \text{ V}$			1	μA
		$V_{DS} = 650 \text{ V}, T_C=0$			100	μA
I_{GSS}	Gate body leakage ($V_{DS}=0$)	$V_{GS} = \pm 25 \text{ V}, V_{DS}=0$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$I_D = 250 \mu\text{A}, V_{GS} = V_{DS}$	2	3	4	V
$R_{\text{DS(on)}}$	Static drain-source on- resistance	$I_D=7.5 \text{ A}, V_{GS}=10 \text{ V}$		0.250	0.270	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 50 \text{ V}, f = 1\text{MHz}, V_{GS} = 0$	-	1280	-	pF
C_{oss}	Output capacitance		-	110	-	pF
C_{rss}	Reverse capacitance		-	10	-	pF
$C_{oss\text{ eq}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } V_{GS} = 0$	-	260	-	pF
R_G	Intrinsic gate resistance	$f = 1\text{MHz}, I_D=0$	-	4.8	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 15 \text{ A}, V_{GS} = 10 \text{ V}$ (see Figure 14)	-	44	-	nC
Q_{gs}	Gate source charge		-	8	-	nC
Q_{gd}	Gate-drain charge		-	22	-	nC

1. $C_{oss\text{ eq}}$: defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80 % V_{DSS} .

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D=7.5 \text{ A}$ $R_g=4.7 \Omega$, $V_{GS}=10 \text{ V}$ (see Figure 13)	-	15	-	ns
t_r	Rise time		-	13.5	-	ns
$t_{d(\text{off})}$	Turn-off-delay time		-	75	-	ns
t_f	Fall time		-	21	-	ns

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source drain current		-		15	A
$I_{SDM}^{(1)}$	Source drain current (pulsed)		-		60	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 15 \text{ A}, V_{GS} = 0$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 15 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}$ (see <i>Figure 15</i>)	-	455		ns
Q_{rr}	Reverse recovery charge		-	5.5		μC
I_{RRM}	Reverse recovery current		-	24.5		A
t_{rr}	Reverse recovery time	$I_{SD} = 15 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 60 \text{ V}, T_j = 150^\circ\text{C}$ (see <i>Figure 15</i>)	-	710		ns
Q_{rr}	Reverse recovery charge		-	8		μC
I_{RRM}	Reverse recovery current		-	24		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = $300 \mu\text{s}$, duty cycle 1.5 %.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics



Figure 6. Normalized V_{(BR)DSS} vs temperature

Figure 7. Static drain-source on-resistance









Figure 8. Gate charge vs gate-source voltage**Figure 9. Capacitance variations****Figure 10. Normalized gate threshold voltage vs temperature****Figure 11. Normalized on-resistance vs temperature****Figure 12. Source-drain diode forward characteristics**

3 Test circuits

Figure 13. Switching times test circuit for resistive load



Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times



Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform






Figure 18. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

Figure 19. I²PAKFP (TO-281) drawingTable 9. I²PAKFP (TO-281) mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
B	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
E	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95	-	5.20
H	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.30		7.50

5 Revision history

Table 10. Revision history

Date	Revision	Changes
20-Dec-2013	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com