

Highly Integrated Portable Product PMIC

FEATURES

- Full Featured Li-Ion/Polymer Charger/PowerPath™ Controller with Instant-On Operation
- Triple Adjustable High Efficiency Step-Down Switching Regulators (800mA, 500mA, 500mA I_{OUT})
- I²C Adjustable SW Slew Rates for EMI Reduction
- High Temperature Battery Voltage Reduction Improves Safety and Reliability
- Overvoltage Protection Controller for USB (V_{BUS})/Wall Inputs Provide Protection to 30V
- Integrated 40V Series LED Back Light Driver with 60dB Brightness Control and Gradation via I²C
- 1.5A Maximum Charge Current with Thermal Limiting
- Battery Float Voltage: 4.2V (LTC3577-3)
 4.1V (LTC3577-4)
- Pushbutton ON/OFF Control with System Reset
- Dual 150mA Current Limited LDOs
- Start-Up Timing Compatible with SiRF Atlas IV Processor
- Small 4mm × 7mm 44-Pin QFN Package

APPLICATIONS


- PNDs, DMB/DVB-H, Digital/Satellite Radio, Media Players
- Portable Industrial/Medical Products
- Other USB-Based Handheld Products

DESCRIPTION

The LTC®3577-3/LTC3577-4 are highly integrated power management ICs for single cell Li-Ion/Polymer battery applications. It includes a PowerPath manager with automatic load prioritization, a battery charger, an ideal diode, input overvoltage protection and numerous other internal protection features. The LTC3577-3/LTC3577-4 are designed to accurately charge from current limited supplies such as USB by automatically reducing charge current such that the sum of the load current and the charge current does not exceed the programmed input current limit (100mA or 500mA modes). The LTC3577-3/LTC3577-4 reduce the battery voltage at elevated temperatures to improve safety and reliability. The three step-down switching regulators and two LDOs provide a wide range of available supplies. The LTC3577-3/LTC3577-4 also include a pushbutton input to control power sequencing and system reset. The onboard LED backlight boost circuitry can drive up to 10 series LEDs and includes versatile digital dimming via the I²C input. The LTC3577-3/LTC3577-4 are designed to support the SiRF Atlas IV processor and has pushbutton timing and sequencing different from other LTC3577 versions. The LTC3577-3/LTC3577-4 are available in a low profile $4\text{mm} \times 7\text{mm} \times 0.75\text{mm}$ 44-pin QFN package.

LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and Hot Swap and PowerPath are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6522118, 6700364, 7511390, 5481178, 6580258. Other patents pending.

TYPICAL APPLICATION



LED Driver Efficiency (10 LEDs) 90 80 70 60 EFFICIENCY (%) MAX PWN CONSTANT 50 CURRENT 40 30 20 10 0.001 0.01 0.1 1 10 100 LED CURRENT (mA) 357734 TA01b



LTC3577-3/LTC3577-4

TABLE OF CONTENTS


TABLE OF CONTENTS

Features	
Applications	
Typical Application	
Description	
Absolute Maximum Ratings	
Order Information	
Pin Configuration	
Electrical Characteristics	
Typical Performance Characteristics	10
Pin Functions	16
Block Diagram	19
Operation	20
PowerPath OPERATION	20
Low Dropout Linear Regulator Operation	28
Step-Down Switching Regulator Operation	29
LED Backlight/Boost Operation	33
I ² C Operation	
Pushbutton Interface Operation	
Layout and Thermal Considerations	46
Typical Applications	
Package Description	50
Revision History	51
Related Parts	52

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2, 3)
V _{SW} 0.3V to 45V
V _{BUS} , V _{OUT} , V _{IN12} , V _{IN3} , V _{INLDO1} , V _{INLDO2} , WALL
t < 1ms and Duty Cycle < 1%0.3V to 7V
Steady State0.3V to 6V
CHRG, BAT, LED_FS, LED_OV,
PWR_ON, EXTPWR, PBSTAT, PGOOD,
FB1, FB2, FB3, LD01, LD01_FB, LD02,
LD02_FB, DV _{CC} , SCL, <u>SD</u> A, EN30.3V to 6V
NTC, PROG, CLPROG, ON, I _{LIMO} , I _{LIM1}
(Note 4) $-0.3V$ to $V_{CC} + 0.3V$
I _{VBUS} , I _{VOUT} , I _{BAT} , Continuous (Note 16)2A
I _{SW3} , Continuous (Note 16)850mA
I _{SW2} , I _{SW1} , Continuous (Note 16)
I _{LD01} , I _{LD02} , Continuous (Note 16)
ICHRG, IACPR, IEXTPWR, IPBSTAT, IPGOOD
lovsens10mA
ICLPROG, IPROG, ILED_FS, ILED_OV2mA
Maximum Junction Temperature110°C
Operating Temperature Range40°C to 85°C
Storage Temperature Range65°C to 125°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3577EUFF-3#PBF	LTC3577EUFF-3#TRPBF	35773	44-Lead (4mm × 7mm) Plastic QFN	-40°C to 85°C
LTC3577EUFF-4#PBF	LTC3577EUFF-4#TRPBF	35774	44-Lead (4mm × 7mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS Power Manager. The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{BUS} = 5V$, $V_{BAT} = 3.8V$, $I_{LIMO} = I_{LIM1} = 5V$, WALL = 0V, $V_{INLD02} = V_{INL0D1} = V_{IN12} = V_{IN3} = V_{OUT}$, $R_{PROG} = 2k$, $R_{CLPROG} = 2.1k$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Power S	Supply						
V_{BUS}	Input Supply Voltage			4.35		5.5	V
I _{BUS_LIM}	Total Input Current (Note 5)	I _{LIM0} = 5V, I _{LIM1} = 5V (1x Mode) I _{LIM0} = 0V, I _{LIM1} = 0V (5x Mode) I _{LIM0} = 0V, I _{LIM1} = 5V (10x Mode)	•	80 450 900	90 475 950	100 500 1000	mA mA mA
I _{BUSQ}	Input Quiescent Current, POFF State	1x, 5x, 10x Modes _{LIM0} = 5V, _{LIM1} = 0V (Suspend Mode)			0.42 0.05	0.1	mA mA
h _{CLPROG}	Ratio of Measured V _{BUS} Current to CLPROG Program Current				1000		mA/mA
V _{CLPROG}	CLPROG Servo Voltage in Current Limit	1x Mode 5x Mode 10x Mode			0.2 1.0 2.0		V V V
V _{UVLO}	V _{BUS} Undervoltage Lockout	Rising Threshold Falling Threshold		3.5	3.8 3.7	3.9	V
V _{DUVLO}	V _{BUS} to V _{OUT} Differential Undervoltage Lockout	Rising Threshold Falling Threshold			50 –50	100	mV mV
R _{ON_ILIM}	Input Current Limit Power FET On- Resistance (Between V _{BUS} and V _{OUT})				200		mΩ
Battery Charg	er						
V _{FLOAT}	V _{BAT} Regulated Output Voltage	LTC3577-3 LTC3577-3, 0 ≤ T _A ≤ 85°C		4.179 4.165	4.200 4.200	4.221 4.235	V
		LTC3577-4 LTC3577-4, $0 \le T_A \le 85^{\circ}C$		4.079 4.065	4.1 4.1	4.121 4.135	V
I _{CHG}	Constant-Current Mode Charge Current IC Not in Thermal Limit	R _{PROG} = 1k, Input Current Limit = 2A R _{PROG} = 2k, Input Current Limit = 1A R _{PROG} = 5k, Input Current Limit = 0.4A	•	950 465 180	1000 500 200	1050 535 220	mA mA mA
I _{BATQ_OFF}	Battery Drain Current, POFF State, Buck3 Disabled, No Load (Note 15)	V _{BAT} = 4.3V, Charger Time Out V _{BUS} = 0V			6 55	27 100	μΑ μΑ
I _{BATQ_ON}	Battery Drain Current, PON State, Buck3 Enabled (Notes 10, 15)	V _{BUS} = 0V, I _{OUT} = 0μA, No Load On Supplies, Burst Mode Operation			130	200	μА
V _{PROG,CHG}	PROG Pin Servo Voltage	V _{BAT} > V _{TRKL}			1.000		V
V _{PROG,TRKL}	PROG Pin Servo Voltage in Trickle Charge	$V_{BAT} < V_{TRKL}$			0.100		V
h _{PROG}	Ratio of I _{BAT} to PROG Pin Current				1000		mA/mA
I _{TRKL}	Trickle Charge Current	$V_{BAT} < V_{TRKL}$		40	50	60	mA
V _{TRKL}	Trickle Charge Rising Threshold Trickle Charge Falling Threshold	V _{BAT} Rising V _{BAT} Falling		2.5	2.9 2.75	3.0	V V
ΔV_{RECHRG}	Recharge Battery Threshold Voltage	Threshold Voltage Relative to V _{FLOAT}		- 75	-100	-125	mV
t _{TERM}	Safety Timer Termination Period	Timer Starts when V _{BAT} = V _{FLOAT} – 50mV		3.2	4	4.8	Hour
t _{BADBAT}	Bad Battery Termination Time	V _{BAT} < V _{TRKL}		0.4	0.5	0.6	Hour
h _{C/10}	End-of-Charge Indication Current Ratio	(Note 6)		0.085	0.1	0.11	mA/mA
R _{ON_CHG}	Battery Charger Power FET On- Resistance (Between V _{OUT} and BAT)				200		mΩ
T _{LIM}	Junction Temperature in Constant Temperature Mode				110		°C

ELECTRICAL CHARACTERISTICS Power Manager. The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{BUS} = 5V$, $V_{BAT} = 3.8V$, $I_{LIM0} = I_{LIM1} = 5V$, WALL = 0V, $V_{INLD02} = V_{INL0D1} = V_{IN12} = V_{IN3} = V_{OUT}$, $R_{PR0G} = 2k$, $R_{CLPR0G} = 2.1k$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
NTC, Battery	Discharge Protection					<u>. </u>
V _{COLD}	Cold Temperature Fault Threshold Voltage	Rising NTC Voltage Hysteresis	75	76 1.3	77	%V _{NTCBIAS} %V _{NTCBIAS}
V _{HOT}	Hot Temperature Fault Threshold Voltage	Falling NTC Voltage Hysteresis	34	35 1.3	36	%V _{NTCBIAS}
V _{TOO} HOT	NTC Discharge Threshold Voltage	Falling NTC Voltage Hysteresis	24.5	25.5 50	26.5	%V _{NTCBIAS} mV
I _{NTC}	NTC Leakage Current	V _{NTC} = V _{BUS} = 5V	-50		50	nA
I _{BAT2H0T}	BAT Discharge Current	V _{BAT} = 4.1V, NTC < V _{TOO_HOT}		170		mA
V _{BAT2HOT}	BAT Discharge Threshold	I _{BAT} < 0.1mA, NTC < V _{TOO_HOT}		3.9	-	V
Ideal Diode						
$\overline{V_{FWD}}$	Forward Voltage Detection	I _{OUT} = 10mA	5	15	25	mV
R _{DROPOUT}	Diode On-Resistance, Dropout	I _{OUT} = 200mA		200		mΩ
I _{MAX}	Diode Current Limit	(Note 7)		3.6		A
Overvoltage	Protection					<u>'</u>
V _{OVCUTOFF}	Overvoltage Protection Threshold	Rising Threshold, R _{OVSENS} = 6.2k	6.10	6.35	6.70	V
V _{OVGATE}	OVGATE Output Voltage	Input Below V _{OVCUTOFF} Input Above V _{OVCUTOFF}		1.88 • V _{OVS}	ENS 12	V
I _{OVSENSQ}	OVSENS Quiescent Current	V _{OVSENS} = 5V		40		μА
t _{RISE}	OVGATE Time to Reach Regulation	C _{OVGATE} = 1nF		2.5		ms
Wall Adapter	and High Voltage Buck Output Control					
V _{ACPR}	ACPR Pin Output High Voltage ACPR Pin Output Low Voltage	I _{ACPR} = 0.1mA I _{ACPR} = 1mA	V _{OUT} – 0.3	V _{OUT}	0.3	V
V_W	Absolute Wall Input Threshold Voltage	V _{WALL} Rising V _{WALL} Falling	3.1	4.3 3.2	4.45	V
ΔV_W	Differential Wall Input Threshold Voltage	V _{WALL} – V _{BAT} Falling V _{WALL} – V _{BAT} Rising	0	25 75	100	mV mV
I _{QWALL}	Wall Operating Quiescent Current	I _{WALL} + I _{VOUT} , I _{BAT} = 0mA, WALL = V _{OUT} = 5V		440		μА
Logic (I _{LIMO} ,	I _{LIM1} and CHRG)		·			
V _{IL}	Input Low Voltage	I _{LIM0} , I _{LIM1}			0.4	V
$\overline{V_{IH}}$	Input High Voltage	I _{LIMO} , I _{LIM1}	1.2			V
I _{PD}	Static Pull-Down Current	I _{LIM0} , I _{LIM1} ; V _{PIN} = 1V		2		μА
V _{CHRG}	CHRG Pin Output Low Voltage	I _{CHRG} = 10mA		0.15	0.4	V
I _{CHRG}	CHRG Pin Input Current	$V_{BAT} = 4.5V$, $V_{\overline{CHRG}} = 5V$		0	1	μА



ELECTRICAL CHARACTERISTICS I²C Interface. The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. DV_{CC} = 3.3V, V_{OUT} = 3.8V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
DV _{CC}	Input Supply Voltage		1.6		5.5	V
I _{DVCC}	DV _{CC} Supply Current	SCL = 400kHz SCL = SDA = 0kHz			10 1	μA μA
$V_{DVCC,UVLO}$	DV _{CC} UVLO			1.0		V
V_{IH}	Input High Voltage			50	70	%DV _{CC}
V_{IL}	Input Low Voltage		30	50		%DV _{CC}
I _{IH}	Input High Leakage Current	$SDA = SCL = DV_{CC} = 5.5V$	-1		1	μА
I _{IL}	Input Low Leakage Current	$SDA = SCL = 0V, DV_{CC} = 5.5V$	-1		1	μА
V_{OL}	SDA Output Low Voltage	I _{SDA} = 3mA			0.4	V
Timing Charac	cteristics (Note 8) (All Values are Re	eferenced to V _{IH} and V _{IL})				
f _{SCL}	SCL Clock Frequency				400	kHz
t _{LOW}	Low Period of the SCL Clock		1.3			μs
t _{HIGH}	High Period of the SCL Clock		0.6			μs
t _{BUF}	Bus Free Time Between Stop and S	Start Condition	1.3			μs
t _{HD,STA}	Hold Time After (Repeated) Start C	Condition	0.6			μs
t _{SU,STA}	Setup Time for a Repeated Start Co	ondition	0.6			μs
t _{SU,STO}	Stop Condition Setup Time		0.6			μs
t _{HD,DATO}	Output Data Hold Time		0		900	ns
t _{HD,DATI}	Input Data Hold Time		0			ns
t _{SU,DAT}	Data Setup Time		100			ns
t _{SP}	Input Spike Suppression Pulse Wi	dth			50	ns

LED Boost Switching Regulator. The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$. $V_{IN3} = V_{OUT} = 3.8 \text{V}$, $R_{OV} = 10 \text{M}$, $R_{LED_FS} = 20 \text{k}$, boost regulator disabled unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN3}, V_{OUT}	Operating Supply Range	(Note 9)	•	2.7		5.5	V
I _{VOUT_LED}	Operating Quiescent Current Shutdown Quiescent Current	(Notes 10, 14)			560 0.01		μA μA
V _{LED_OV}	LED Overvoltage Threshold	LED_OV Rising LED_OV Falling		0.6	1.0 0.85	1.25	V
I _{LIM}	Peak NMOS Switch Current			800	1000	1200	mA
I _{LED(FS)}	I _{LED} Pin Full-Scale Operating Current			18	20	22	mA
I _{LED(DIM)}	I _{LED} Pin Full-Scale Dimming Range	64 Steps			60		dB
R _{NSWON}	R _{DS(ON)} of NMOS Switch				240		mΩ
I _{NSWOFF}	NMOS Switch Off Leakage Current	$V_{SW} = 5.5V$			0.01	1	μA
f _{OSC}	Oscillator Frequency			0.95	1.125	1.3	MHz
V _{LED_FS}	LED_FS Pin Voltage		•	780	800	820	mV
I _{LED_OV}	LED_OV Pin Current		•	3.8	4	4.2	μА
D _{BOOST}	Maximum Duty Cycle	I _{LED} = 0			97		%
V _{BOOSTFB}	Boost Mode Feedback Voltage		•	775	800	825	mV

LINEAR TECHNOLOGY

ELECTRICAL CHARACTERISTICS Step-Down Switching Regulators. The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}$ C. $V_{OUT} = V_{IN12} = V_{IN3} = 3.8V$, all regulators enabled unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Step-Down Sv	witching Regulators (Buck1, Buck2 and Bu	uck3)					1
V _{IN12} , V _{IN3}	Input Supply Voltage	(Note 9)	•	2.7		5.5	V
V _{OUT} UVLO	V _{OUT} Falling V _{OUT} Rising	V _{IN12} and V _{IN3} Connected to V _{OUT} Through Low Impedance. Switching Regulators are Disabled Below V _{OUT} UVLO		2.5	2.7 2.8	2.9	V
f _{OSC}	Oscillator Frequency			1.91	2.25	2.59	MHz
800mA Step-I	Down Switching Regulator 3 (Buck3-Enab	led via EN3, Disabled in PON and POFF States	s)				
I _{VIN3Q}	Pulse-Skipping Mode Input Current	(Note 10)			100		μA
	Burst Mode Operation Input Current	(Note 10)			20	35	μА
	Shutdown Input Current	EN3 = 0			0.01	1	μА
I _{LIM3}	Peak PMOS Current Limit	(Note 7)		1000	1400	1700	mA
V _{FB3}	Feedback Voltage	Pulse-Skipping Mode Burst Mode Operation	•	0.78 0.78	0.8 0.8	0.82 0.824	V
I _{FB3}	FB3 Input Current	(Note 10)		-0.05		0.05	μА
D3	Max Duty Cycle	FB3 = 0V		100			%
R _{P3}	R _{DS(ON)} of PMOS				0.3		Ω
R _{N3}	R _{DS(ON)} of NMOS				0.4		Ω
R _{SW3_PD}	SW3 Pull-Down in Shutdown	EN3 = 0			10		kΩ
V _{IL,EN3}	EN3 Input Low Voltage					0.4	V
V _{IH,EN3}	EN3 Input High Voltage			1.2			V
500mA Step-I	Down Switching Regulator 2 (Buck2-Push	button Enabled, Third in Sequence)					
I _{VIN12Q}	Pulse-Skipping Mode Input Current	(Note 10)			100		μА
	Burst Mode Operation Input Current	(Note 10)			20		μА
	Shutdown Input Current	POFF State			0.01	1	μА
I _{LIM2}	Peak PMOS Current Limit	(Note 7)		650	900	1200	mA
V _{FB2}	Feedback Voltage	Pulse-Skipping Mode Burst Mode Operation	•	0.78 0.78	0.8 0.8	0.82 0.824	V
I _{FB2}	FB2 Input Current	(Note 10)		-0.05		0.05	μА
D2	Max Duty Cycle	FB2 = 0V		100			%
R _{P2}	R _{DS(ON)} of PMOS	I _{SW2} = 100mA			0.6		Ω
R _{N2}	R _{DS(ON)} of NMOS	I _{SW2} = -100mA			0.6		Ω
R _{SW2_PD}	SW2 Pull-Down in Shutdown	POFF State			10		kΩ
500mA Step-I	Down Switching Regulator 1 (Buck1-Push	button Enabled, Second in Sequence)					
I _{VIN12Q}	Pulse-Skipping Mode Input Current	(Note 10)			100		μA
	Burst Mode Operation Input Current	(Note 10)			20		μΑ
	Shutdown Input Current				0.01	1	μA
I _{LIM1}	Peak PMOS Current Limit	(Note 7)		650	900	1200	mA
V _{FB1}	Feedback Voltage	Pulse-Skipping Mode Burst Mode Operation	•	0.78 0.78	0.8 0.8	0.82 0.824	V
I _{FB1}	FB1 Input Current	(Note 10)		-0.05		0.05	μА
D1	Max Duty Cycle	FB1 = 0V		100			%
R _{P1}	R _{DS(ON)} of PMOS	I _{SW1} = 100mA			0.6		Ω
R _{N1}	R _{DS(ON)} of NMOS	I _{SW1} = −100mA			0.6		Ω
R _{SW1_PD}	SW1 Pull-Down in Shutdown	POFF State			10		kΩ
-	·		•	•			357734fc



ELECTRICAL CHARACTERISTICS LDO Regulators. The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{INLDO1} = V_{INLDO2} = V_{OUT} = 3.8V$, LDO1 and LDO2 enabled unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
LDO Regula	tor 1 (LD01-Always On)						
V _{INLD01}	Input Voltage Range	$V_{INLDO1} \le V_{OUT} + 0.3V$	•	1.65		5.5	V
V _{OUT_UVLO}	V _{OUT} Falling V _{OUT} Rising	LDO1 is Disabled Below V _{OUT} UVLO		2.5	2.7 2.8	2.9	V
V _{LD01_FB}	LDO1_FB Regulated Feedback Voltage	I _{LD01} = 1mA	•	0.78	0.8	0.82	V
	LDO1_FB Line Regulation (Note 11)	$I_{LDO1} = 1 \text{mA}, V_{IN} = 1.65 \text{V to } 5.5 \text{V}$			0.4		mV/V
	LD01_FB Load Regulation (Note 11)	I _{LD01} = 1mA to 150mA			5		μV/mA
I _{LD01_0C}	Available Output Current		•	150			mA
I _{LD01_SC}	Short-Circuit Output Current				270		mA
V _{DROP1}	Dropout Voltage (Note 12)	I _{LD01} = 150mA, V _{INLD01} = 3.6V I _{LD01} = 150mA, V _{INLD01} = 2.5V I _{LD01} = 75mA, V _{INLD01} = 1.8V			160 200 170	260 320 280	mV mV mV
R _{LD01_PD}	Output Pull-Down Resistance in Shutdown	LDO1 Disabled			10		kΩ
I _{LDO_FB1}	LDO_FB1 Input Current			-50		50	nA
LDO Regula	tor 2 (LDO2-Pushbutton Enabled, First in Sec	juence)	•	•			
V _{INLD02}	Input Voltage Range	$V_{INLDO2} \le V_{OUT} + 0.3V$	•	1.65		5.5	V
V _{OUT_UVLO}	V _{OUT} Falling V _{OUT} Rising	LD02 is Disabled Below V _{OUT} UVLO		2.5	2.7 2.8	2.9	V
V_{LD02_FB}	LDO2_FB Regulated Output Voltage	I _{LD02} = 1mA	•	0.78	8.0	0.82	V
	LD02_FB Line Regulation (Note 11)	I _{LD02} = 1mA, V _{IN} = 1.65V to 5.5V			0.4		mV/V
	LD02_FB Load Regulation (Note 11)	I _{LD02} = 1mA to 150mA			5		μV/mA
I _{LD02_0C}	Available Output Current		•	150			mA
I _{LD02_SC}	Short-Circuit Output Current				270		mA
V _{DROP2}	Dropout Voltage (Note 12)	I _{LD02} = 150mA, V _{INLD02} = 3.6V I _{LD02} = 150mA, V _{INLD02} = 2.5V I _{LD01} = 75mA, V _{INLD01} = 1.8V			160 200 170	260 320 280	mV mV mV
R _{LD02_PD}	Output Pull-Down Resistance in Shutdown	LD02 Disabled			14		kΩ
I _{LDO_FB2}	LDO_FB2 Input Current			-50		50	nA

ELECTRICAL CHARACTERISTICS Pushbutton Controller. The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{OUT} = 3.8V$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Pushbutton Pi	n (ON)	,					
V _{OUT}	Pushbutton Operating Supply Range	(Note 9)	•	2.7		5.5	V
V _{OUT} UVLO	V _{OUT} Falling V _{OUT} Rising	Pushbutton is Disabled Below V _{OUT} UVLO		2.5	2.7 2.8	2.9	V
$V_{\overline{ON}_TH}$	ON Threshold Rising ON Threshold Falling			0.4	0.8 0.7	1.2	V
I _{ON}	ON Input Current	$V_{\overline{ON}} = V_{OUT}$ $V_{\overline{ON}} = 0V$		-1 -4	-9	1 -14	μA μA
Power-On Inp	ut Pin (PWR_ON)						
V _{PWR_ON}	PWR_ON Threshold Rising PWR_ON Threshold Falling			0.4	0.8 0.7	1.2	V
I _{PWR_ON}	PWR_ON Input Current	$V_{PWR_ON} = 3V$		-1		1	μA
Status Output	Pins (PBSTAT, EXTPWR, PGOOD)						
I _{PBSTAT}	PBSTAT Output High Leakage Current	V _{PBSTAT} = 3V		-1		1	μА
V _{PBSTAT}	PBSTAT Output Low Voltage	I _{PBSTAT} = 3mA			0.1	0.4	V
I _{EXTPWR}	EXTPWR Pin Input Current	V _{EXTPWR} = 3V			0	1	μA
V _{EXTPWR}	EXTPWR Pin Output Low Voltage	I _{EXTPWR} = 2mA			0.15	0.4	V
I _{PGOOD}	PGOOD Output High Leakage Current	V _{PG00D} = 3V		-1		1	μА
V_{PGOOD}	PGOOD Output Low Voltage	I _{PGOOD} = 3mA			0.1	0.4	V
V _{THPGOOD}	PGOOD Threshold Voltage	(Note 13)			-8		%
Pushbutton Ti	ming Parameters						
ton_pbstat1	ON Low Time to PBSTAT Low				50		ms
ton_pbstat2	ON High to PBSTAT High	PBSTAT Low > t _{PBSTAT_PW}			900		μs
t _{PBSTAT_PW}	PBSTAT Minimum Pulse Width			40	50		ms
ton_pup	ON Low Time for Power-Up				50		ms
ton_rst	ON Low to PGOOD Reset Low			12	14	16.5	Seconds
ton_rst_pw	PGOOD Reset Low Pulse Width				1.8		ms
t _{PUP_PDN}	Minimum Time from Power Up to Down				1		Seconds
t _{PDN_PUP}	Minimum Time from Power Down to Up				1		Seconds
t _{PWR_ONH}	PWR_ON High to Power-Up				50		ms
t _{PWR_ONL}	PWR_ON Low to Power-Down				50		ms
t _{PWR_ONBK1}	PWR_ON Power-Up Blanking	PWR_ON Low Recognized from Power-Up			1		Seconds
t _{PWR_ONBK2}	PWR_ON Power-Down Blanking	PWR_ON High Recognized from Power-Down			1		Seconds
t _{PGOODH}	From Regulation to PGOOD High	Buck1, 2 and LDO1 Within PGOOD Threshold			230		ms
t _{PGOODL}	Bucks Disabled to PGOOD Low	Bucks Disabled			44		μѕ
t _{LD02_BK1}	LDO2 Enable to Buck Enable			12.5	14.5	17.5	ms

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3577-3/LTC3577-4 are guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: This IC includes over temperature protection that is intended to protect the device during momentary overload conditions. Junction temperatures will exceed 110°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

Note 4: V_{CC} is the greater of V_{BUS} , V_{OUT} or BAT.

Note 5: Total input current is the sum of quiescent current, I_{BUSQ} , and measured current given by $V_{CLPROG}/R_{CLPROG} \bullet (h_{CLPROG} + 1)$.

357734fd



ELECTRICAL CHARACTERISTICS

Note 6: $h_{C/10}$ is expressed as a fraction of measured full charge current with indicated PROG resistor.

Note 7: The current limit features of this part are intended to protect the IC from short term or intermittent fault conditions. Continuous operation above the maximum specified pin current rating may result in device degradation or failure.

Note 8: The serial port is tested at rated operating frequency. Timing parameters are tested and/or guaranteed by design.

Note 9: VOUT not in UVLO.

Note 10: Buck FB high, not switching.

Note 11: Measured with the LDO running unity gain with output tied to feedback pin.

Note 12: Dropout voltage is the minimum input to output voltage differential needed for an LDO to maintain regulation at a specified output current. When an LDO is in dropout, its output voltage will be equal to $V_{IN} - V_{DROP}$.

Note 13: PGOOD threshold is expressed as a percentage difference from the Buck1, Buck2 and LDO1 regulation voltages. The threshold is measured from Buck1, Buck2 and LDO1 output rising.

Note 14: $I_{VOUT\ LED}$ is the sum of V_{OUT} and V_{IN3} current due to LED driver.


Note 15: The $I_{\mbox{\footnotesize{BATQ}}}$ specifications represent the total battery load assuming

 V_{INLDO1} , V_{INLDO2} , V_{IN12} and V_{IN3} are tied directly to V_{OUT} .


Note 16: Long-term current density rating for the part.

TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise specified


Input Supply Current vs Temperature




Input Supply Current vs Temperature (Suspend Mode)




Battery Drain Current vs Temperature




Input Current Limit vs Temperature



Input R_{ON} vs Temperature





Charge Current vs Temperature (Thermal Regulation)








TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C unless otherwise specified

























LINEAR TECHNOLOGY


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C unless otherwise specified





 $R_{CLPROG} = 2k$


 $R_{PROG} = 2k$























TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise specified




Step-Down Switching Regulator Output Transient (Burst Mode Operation)




Step-Down Switching Regulator Output Transient (Pulse-Skipping)




Step-Down Switching Regulator Switch Impedance vs Temperature




800mA Step-Down Switching Regulator Feedback Voltage vs Output Current




500mA Step-Down Switching Regulator Feedback Voltage vs Output Current




Step-Down Switching Regulator 3 Soft-Start and Shutdown




OVP Connection Waveform





OVP Protection Waveform





TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise specified






























TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C unless otherwise specified

























PIN FUNCTIONS

 I_{LIM0} , I_{LIM1} (Pins 1, 2): Input Current Control Pins. I_{LIM0} and I_{LIM1} control the input current limit. See Table 1 in the "USB PowerPath Controller" section. Both pins are pulled low by a weak current sink.

LED_FS (Pin 3): A resistor between this pin and ground sets the full-scale output current of the I_{IFD} pin.

WALL (Pin 4): Wall Adapter Present Input. Pulling this pin above 4.3V will disconnect the power path from V_{BUS} to V_{OUT} . The \overline{ACPR} pin will also be pulled low to indicate that a wall adapter has been detected.

SW3 (Pin 5): Power Transmission (Switch) Pin for Step-Down Switching Regulator 3 (Buck3).

 V_{IN3} (Pin 6): Power Input for Step-Down Switching Regulator 3. This pin should be connected to V_{OUT} .

FB3 (Pin 7): Feedback Input for Step-Down Switching Regulator 3 (Buck3). This pin servos to a fixed voltage of 0.8V when the control loop is complete.

OVSENSE (Pin 8): Overvoltage Protection Sense Input. OVSENSE should be connected through a 6.2k resistor to the input power connector and the drain of an external N-channel MOS pass transistor. When the voltage on this pin exceeds a preset level, the OVGATE pin will be pulled to GND to disable the pass transistor and protect downstream circuitry.

LED_OV (**Pin 9**): A resistor between this pin and the boosted LED backlight voltage sets the overvoltage limit on the boost output. If the boost voltage exceeds the programmed limit the LED boost converter will be disabled.

 DV_{CC} (Pin 10): Supply Voltage for I²C Lines. This pin sets the logic reference level of the LTC3577-3/LTC3577-4. A UVLO circuit on the DV_{CC} pin forces all registers to all 0s whenever DV_{CC} is <1V. Bypass to GND with a 0.1μF capacitor.

SDA (Pin 11): I^2C Data Input. Serial data is shifted one bit per clock to control the LTC3577-3/LTC3577-4. The logic level for SDA is referenced to DV_{CC}.

SCL (**Pin 12**): I^2C Clock Input. The logic level for SCL is referenced to DV_{CC} .

OVGATE (Pin 13): Overvoltage Protection Gate Output. Connect OVGATE to the gate pin of an external N-channel MOS pass transistor. The source of the transistor should be connected to V_{BUS} and the drain should be connected to the product's DC input connector. In the absence of an overvoltage condition, this pin is connected to an internal charge pump capable of creating sufficient overdrive to fully enhance this transistor. If an overvoltage condition is detected, OVGATE is brought rapidly to GND to prevent damage. OVGATE works in conjunction with OVSENSE to provide this protection.

PWR_ON (Pin 14): Logic Input Used to Keep Buck1, Buck2 and LDO2 Enabled After Power-Up. May also be used to enable regulators directly (sequence = LDO2 \rightarrow Buck1 \rightarrow Buck2). See the "Pushbutton Interface Operation" section for more information.

 $\overline{\textbf{ON}}$ (**Pin 15**): Pushbutton Input. A weak internal pull-up forces $\overline{\textbf{ON}}$ high when left floating. A normally open pushbutton is connected from $\overline{\textbf{ON}}$ to ground to force a low state on this pin.

PBSTAT (Pin 16): Open-drain output is a debounced and buffered version of \overline{ON} to be used for processor interrupts.

EN3 (Pin 17): Enable Pin for Step-Down Switching Regulator 3 (Buck3).

SW (**Pins 18, 19, 20**): Power Transmission (Switch) Pin for LED Boost Converter. See the "LED Backlight/Boost Operation" section for circuit hook-up and component selection. I²C is used to control LED driver enable. I²C default is LED driver off.

PGOOD (Pin 21): Open-Drain Output. PGOOD indicates that Buck1, Buck2 and LDO1 are within 8% of final regulation value. There is a 230ms delay from all regulators reaching regulation and PGOOD going high.



PIN FUNCTIONS

I_{LED} (**Pin 22**): Series LED Backlight Current Sink Output. This pin is connected to the cathode end of the series LED backlight string. The current drawn through the series LEDs is programmed via a 6-bit 60dB DAC and can be further dimmed via an internal PWM function. I²C is used to control LED driver enable, brightness, gradation (soft on/soft off). I²C default is LED driver off, current = 0mA.

LD01_FB (Pin 23): Feedback Voltage Input for Low Dropout Linear Regulator 1 (LD01). LD01 output voltage is set using an external resistor divider between LD01 and LD01_FB.

LD02_FB (Pin 24): Feedback Voltage Input for Low Dropout Linear Regulator 2 (LD02). LD02 output voltage is set using an external resistor divider between LD02 and LD02 FB.

FB2 (Pin 25): Feedback Input for Step-Down Switching Regulator 2 (Buck2). This pin servos to a fixed voltage of 0.8V when the control loop is complete.

FB1 (Pin 26): Feedback Input for Step-Down Switching Regulator 1 (Buck1). This pin servos to a fixed voltage of 0.8V when the control loop is complete.

 V_{INLDO1} (Pin 27): Input Supply of Low Dropout Linear Regulator 1 (LDO1). This pin should be bypassed to ground with a $1\mu F$ or greater ceramic capacitor.

LD01 (Pin 28): Output of Low Dropout Linear Regulator 1. LD01 is an always-on LD0 and will be enabled whenever the part is not in V_{OUT} UVLO. This pin must be bypassed to ground with a 1µF or greater ceramic capacitor.

LD02 (Pin 29): Output of Low Dropout Linear Regulator 2. This pin must be bypassed to ground with a $1\mu F$ or greater ceramic capacitor.

 V_{INLDO2} (Pin 30): Input Supply of Low Dropout Linear Regulator 2 (LDO2). This pin should be bypassed to ground with a 1µF or greater ceramic capacitor.

SW2 (Pin 31): Power Transmission (Switch) Pin for Step-Down Switching Regulator 2 (Buck2). V_{IN12} (Pin 32): Power Input for Step-Down Switching Regulators 1 and 2. This pin will generally be connected to V_{OUT} .

SW1 (Pin 33): Power Transmission (Switch) Pin for Step-Down Switching Regulator 1 (Buck1).

NTCBIAS (Pin 34): Output Bias Voltage for NTC. A resistor from this pin to the NTC pin will bias the NTC thermistor.

NTC (Pin 35): The NTC pin connects to a battery's thermistor to determine if the battery is too hot or too cold to charge. If the battery's temperature is out of range, charging is paused until it drops back into range. A low drift bias resistor is required from NTCBIAS to NTC and a thermistor is required from NTC to ground.

PROG (Pin 36): Charge Current Program and Charge Current Monitor Pin. Connecting a resistor from PROG to ground programs the charge current:

$$I_{CHG} = \frac{1000V}{R_{PROG}} (A)$$

If sufficient input power is available in constant-current mode, this pin servos to 1V. The voltage on this pin always represents the actual charge current.

IDGATE (Pin 37): Ideal Diode Gate Connection. This pin controls the gate of an optional external P-channel MOSFET transistor used to supplement the internal ideal diode. The source of the P-channel MOSFET should be connected to V_{OUT} and the drain should be connected to BAT. It is important to maintain high impedance on this pin and minimize all leakage paths.

BAT (Pin 38): Single Cell Li-Ion Battery Pin. Depending on available power and load, a Li-Ion battery on BAT will either deliver system power to V_{OUT} through the ideal diode or be charged from the battery charger.



PIN FUNCTIONS

 V_{OUT} (Pin 39): Output Voltage of the PowerPath Controller and Input Voltage of the Battery Charger. The majority of the portable product should be powered from V_{OUT} . The LTC3577-3/LTC3577-4 will partition the available power between the external load on V_{OUT} and the internal battery charger. Priority is given to the external load and any extra power is used to charge the battery. An ideal diode from BAT to V_{OUT} ensures that V_{OUT} is powered even if the load exceeds the allotted input current from V_{BUS} or if the V_{BUS} power source is removed. V_{OUT} should be bypassed with a low impedance multilayer ceramic capacitor.

V_{BUS} (**Pin 40**): USB Input Voltage. V_{BUS} will usually be connected to the USB port of a computer or a DC output wall adapter. V_{BUS} should be bypassed with a low impedance multilayer ceramic capacitor.

ACPR (Pin 41): Wall Adapter Present Output (Active Low). A low on this pin indicates that the wall adapter input comparator has had its input pulled above its input threshold (typically 4.3V). This pin can be used to drive the gate of an external P-channel MOSFET to provide power to V_{OUT} from a power source other than a USB port.

EXTPWR (**Pin 42**): External Power Present Output (Active Low, Open-Drain Output). A low on this pin indicates that external power is present at either the V_{BUS} or WALL input. For EXTPWR to signal V_{BUS} present, V_{BUS} must exceed the V_{BUS} undervoltage lockout threshold. For EXTPWR to

signal WALL present, WALL must exceed the absolute and differential WALL input thresholds. The $\overline{\text{EXTPWR}}$ signal is independent of the I_{LIM1} and I_{LIM0} pins. Thus, it is possible to have the input current limit circuitry in suspend with $\overline{\text{EXTPWR}}$ showing a valid charging level on V_{BUS} .


CLPROG (Pin 43): Input Current Program and Input Current Monitor Pin. A resistor from CLPROG to ground determines the upper limit of the current drawn from the V_{BUS} pin (i.e., the input current limit). A precise fraction of the input current, h_{CLPROG} , is sent to the CLPROG pin. The input PowerPath delivers current until the CLPROG pin reaches 2V (10x mode), 1V (5x mode) or 0.2V (1x mode). Therefore, the current drawn from V_{BUS} will be limited to an amount given by h_{CLPROG} and h_{CLPROG} . In USB applications the resistor h_{CLPROG} should be set to no less than 2.1k.

CHRG (Pin 44): Open-Drain Charge Status Output. The CHRG pin indicates the status of the battery charger. If CHRG is high then the charger is near the float voltage (charge current less than 1/10th programmed charge current) or charging is complete and charger is disabled. Alow on CHRG indicates that the charger is enabled. For more information see the "Charge Status Indication" section.

Ground (Exposed Pad Pin 45): The exposed package pad is ground and must be soldered to PCB ground for electrical contact and rated thermal performance.



BLOCK DIAGRAM



PowerPath OPERATION

Introduction

The LTC3577-3/LTC3577-4 are highly integrated power management IC that includes the following features:

- PowerPath controller
- Battery charger
- Ideal diode
- Input overvoltage protection
- Pushbutton controller
- Three step-down switching regulators
- Two low dropout linear regulators
- 40V LED backlight controller

Designed specifically for USB applications, the PowerPath controller incorporates a precision input current limit which communicates with the battery charger to ensure that input current does not violate the USB average input current

specification. The ideal diode from BAT to V_{OUT} guarantees that ample power is always available to V_{OUT} even if there is insufficient or absent power at V_{BUS} . The LTC3577-3/LTC3577-4 also have the ability to receive power from a wall adapter or other non-current-limited power source. Such a power supply can be connected to the V_{OUT} pin of the LTC3577-3/LTC3577-4 through an external device such as a power Schottky or FET as shown in Figure 1. The LTC3577-3/LTC3577-4 have the unique ability to use the output, which is powered by an external supply, to charge the battery while providing power to the load. A comparator on the WALL pin is configured to detect the presence of the wall adapter and shut off the connection to the USB. This prevents reverse conduction from V_{OUT} to V_{BUS} when a wall adapter is present.

The LTC3577-3/LTC3577-4 also include a pushbutton input to control the power sequencing of two synchronous step-down switching regulators (Buck1 and Buck2), a low dropout regulator (LDO2) and system reset. The three




Figure 1. Simplified PowerPath Block Diagram

LINEAR TECHNOLOGY

2.25MHz constant frequency current mode step-down switching regulators provide 500mA, 500mA and 800mA each and support 100% duty cycle operation as well as operating in Burst Mode operation for high efficiency at light load. No external compensation components are required for the switching regulators. The two low dropout regulators can output up to 150mA.

The onboard LED backlight boost circuitry can drive up to 10 series LEDs and includes versatile digital dimming via the I²C input. The I²C input also provides additional regulator controls as well as status read-back.

All regulators can be programmed for a minimum output voltage of 0.8V and can be used to power a microcontroller core, microcontroller I/O, memory or other logic circuitry.

USB PowerPath Controller

The input current limit and charge control circuits of the LTC3577-3/LTC3577-4 are designed to limit input current as well as control battery charge current as a function of I_{VOUT} . V_{OUT} drives the combination of the external load, the three step-down switching regulators, two LDOs, LED backlight and the battery charger.

If the combined load does not exceed the programmed input current limit, V_{OUT} will be connected to V_{BUS} through an internal $200m\Omega$ P-channel MOSFET. If the combined load at V_{OUT} exceeds the programmed input current limit, the battery charger will reduce its charge current by the amount necessary to enable the external load to be satisfied while maintaining the programmed input current. Even if the battery charge current is set to exceed the allowable USB current, the average input current USB specification will not be violated. Furthermore, load current at V_{OUT} will always be prioritized and only excess available current will be used to charge the battery. The current out of the CLPROG pin is a fraction $(1/h_{CLPROG})$ of the V_{BUS} current. When a programming resistor is connected from

CLPROG to GND, the voltage on CLPROG represents the input current:

$$I_{VBUS} = I_{BUSQ} + \frac{V_{CLPROG}}{R_{CLPROG}} \bullet h_{CLPROG}$$

where I_{BUSQ} and h_{CLPROG} are given in the Electrical Characteristics table.

The input current limit is programmed by the I_{LIM0} and I_{LIM1} pins. The LTC3577-3/LTC3577-4 can be configured to limit input current to one of several possible settings as well as be deactivated (USB suspend). The input current limit will be set by the appropriate servo voltage and the resistor on CLPROG according to the following expression:

$$I_{VBUS} = I_{BUSQ} + \frac{0.2V}{R_{CLPROG}} \bullet h_{CLPROG} (1x Mode)$$

$$I_{VBUS} = I_{BUSQ} + \frac{1V}{R_{CLPROG}} \cdot h_{CLPROG}$$
 (5x Mode)

$$I_{VBUS} = I_{BUSQ} + \frac{2V}{R_{CLPROG}} \cdot h_{CLPROG}$$
 (10x Mode)

Under worst-case conditions, the USB specification for average input current will not be violated with an R_{CLPROG} resistor of 2.1k or greater. Table 1 shows the available settings for the I_{LIM0} and I_{LIM1} pins:

Table 1. Controlled Input Current Limit

I _{LIM1}	I _{LIM0}	I _{BUS(LIM)}
1	1	100mA (1x)
1	0	1A (10x)
0	1	Suspend
0	0	500mA (5x)

Notice that when I_{LIM0} is low and I_{LIM1} is high, the input current limit is set to a higher current limit for increased charging and current availability at V_{OUT} . This mode is typically used when there is a higher power, non-USB source available at the V_{BUS} pin.



Ideal Diode from BAT to Vout

The LTC3577-3/LTC3577-4 have an internal ideal diode as well as a controller for an optional external ideal diode. Both the internal and the external ideal diodes respond quickly whenever V_{OUT} drops below BAT. If the load increases beyond the input current limit, additional current will be pulled from the battery via the ideal diodes. Furthermore, if power to V_{BLIS} (USB) or V_{OLIT} (external wall power or high voltage regulator) is removed, then all of the application power will be provided by the battery via the ideal diodes. The ideal diodes are fast enough to keep V_{OUT} from dropping significantly below V_{BAT} with just the recommended output capacitor (see Figure 2). The ideal diode consists of a precision amplifier that enables an on-chip P-channel MOSFET whenever the voltage at V_{OLIT} is approximately 15mV (V_{EWD}) below the voltage at BAT. The resistance of the internal ideal diode is approximately $200m\Omega$. If this is sufficient for the application, then no external components are necessary. However, if lower resistance is needed, an external P-channel MOSFET can be added from BAT to V_{OLLT} . The IDGATE pin of the LTC3577-3/LTC3577-4 drives the gate of the external P-channel MOSFET for automatic ideal diode control. The source of the MOSFET should be connected to V_{OLIT} and the drain should be connected to BAT. Capable of driving a 1nF load, the IDGATE pin can control an external P-channel MOSFET having extremely low on-resistance.




Figure 2. Ideal Diode Transient Response

Using the WALL Pin to Detect the Presence of an External Power Source

The WALL input pin can be used to identify the presence of an external power source (particularly one that is not subject to a fixed current limit like the USB V_{BUS} input). Typically, such a power supply would be a 5V wall adapter output or the low voltage output of a high voltage buck regulator. When the wall adapter output (or buck regulator output) is connected directly to the WALL pin, and the voltage exceeds the WALL pin threshold, the USB power path (from V_{BUS} to V_{OUT}) will be disconnected. Furthermore, the \overline{ACPR} pin will be pulled low. In order for the presence of an external power supply to be acknowledged, both of the following conditions must be satisfied:

- 1. The WALL pin voltage must exceed approximately 4.3V.
- 2. The WALL pin voltage must be greater than 75mV above the BAT pin voltage.

The input power path (between V_{BUS} and V_{OUT}) is reenabled and the \overline{ACPR} pin is pulled high when either of the following conditions is met:

- 1. The WALL pin voltage falls to within 25mV of the BAT pin voltage.
- 2. The WALL pin voltage falls below 3.2V.

Each of these thresholds is suitably filtered in time to prevent transient glitches on the WALL pin from falsely triggering an event.

Suspend Mode

When I_{LIM0} is pulled high and I_{LIM1} is pulled low the LTC3577-3/LTC3577-4 enters suspend mode to comply with the USB specification. In this mode, the power path between V_{BUS} and V_{OUT} is put in a high impedance state to reduce the V_{BUS} input current to 50 μ A. If no other power source is available to drive WALL and V_{OUT} , the system load connected to V_{OUT} is supplied through the ideal diodes connected to BAT.

LINEAR TECHNOLOGY

V_{BUS} Undervoltage Lockout (UVLO) and Undervoltage Current Limit (UVCL)

An internal undervoltage lockout circuit monitors V_{BUS} and keeps the input current limit circuitry off until V_{BUS} rises above the rising UVLO threshold (3.8V) and at least 50mV above V_{OUT} . Hysteresis on the UVLO turns off the input current limit if V_{BUS} drops below 3.7V or 50mV below V_{OUT} . When this happens, system power at V_{OUT} will be drawn from the battery via the ideal diode. To minimize the possibility of oscillation in and out of UVLO when using resistive input supplies, the input current limit is reduced as V_{BUS} falls below 4.45V (typ).

Battery Charger

The LTC3577-3/LTC3577-4 include a constant-current/ constant-voltage battery charger with automatic recharge, automatic termination by safety timer, low voltage trickle charging, bad cell detection and thermistor sensor input for out of temperature charge pausing. When a battery charge cycle begins, the battery charger first determines if the battery is deeply discharged. If the battery voltage is below V_{TRKI}, typically 2.85V, an automatic trickle charge feature sets the battery charge current to 10% of the programmed value. If the low voltage persists for more than 1/2 hour, the battery charger automatically terminates. Once the battery voltage is above 2.85V, the battery charger begins charging in full power constant-current mode. The current delivered to the battery will try to reach 1000V/ R_{PROG}. Depending on available input power and external load conditions, the battery charger may or may not be able to charge at the full programmed rate. The external load will always be prioritized over the battery charge current. The USB current limit programming will always be observed and only additional current will be available to charge the battery. When system loads are light, battery charge current will be maximized.

Charge Termination

The battery charger has a built-in safety timer. When the battery voltage approaches the float voltage, the charge current begins to decrease as the LTC3577-3/LTC3577-4 enters constant-voltage mode. Once the battery charger detects that it has entered constant voltage mode, the four hour safety timer is started. After the safety timer expires, charging of the battery will terminate and no more current will be delivered.

Automatic Recharge

After the battery charger terminates, it will remain off drawing only microamperes of current from the battery. If the portable product remains in this state long enough, the battery will eventually self discharge. To ensure that the battery is always topped off, a charge cycle will automatically begin when the battery voltage falls below V_{RECHRG} (typically 4.1V for LTC3577-3 and 4V for LTC3577-4). In the event that the safety timer is running when the battery voltage falls below V_{RECHRG} , the timer will reset back to zero. To prevent brief excursions below V_{RECHRG} from resetting the safety timer, the battery voltage must be below V_{RECHRG} for more than 1.3ms. The charge cycle and safety timer will also restart if the V_{BUS} UVLO cycles low and then high (e.g., V_{BUS} , is removed and then replaced).

Charge Current

The charge current is programmed using a single resistor from PROG to ground. 1/1000th of the battery charge current is delivered to PROG which will attempt to servo to 1.000V. Thus, the battery charge current will try to reach 1000 times the current in the PROG pin. The program resistor and the charge current are calculated using the following equations:

$$R_{PROG} = \frac{1000V}{I_{CHG}}, I_{CHG} = \frac{1000V}{R_{PROG}}$$



In either the constant-current or constant-voltage charging modes, the PROG pin voltage will be proportional to the actual charge current delivered to the battery. Therefore, the actual charge current can be determined at any time by monitoring the PROG pin voltage and using the following equation:

$$I_{BAT} = \frac{V_{PROG}}{R_{PROG}} \bullet 1000$$

In many cases, the actual battery charge current, I_{BAT} , will be lower than I_{CHG} due to limited input current available and prioritization with the system load drawn from V_{OUT} .

Thermal Regulation

To prevent thermal damage to the IC or surrounding components, an internal thermal feedback loop will automatically decrease the programmed charge current if the die temperature rises to approximately 110°C. Thermal regulation protects the LTC3577-3/LTC3577-4 from excessive temperature due to high power operation or high ambient thermal conditions and allows the user to push the limits of the power handling capability with a given circuit board design without risk of damaging the LTC3577-3/LTC3577-4 or external components. The benefit of the LTC3577-3/LTC3577-4 thermal regulation loop is that charge current can be set according to actual conditions rather than worst-case conditions with the assurance that the battery charger will automatically reduce the current in worst-case conditions.

Charge Status Indication

The CHRG pin indicates the status of the battery charger. An open-drain output, the CHRG pin can drive an indicator LED through a current limiting resistor for human interfacing or simply a pull-up resistor for microprocessor interfacing. When charging begins, CHRG is pulled low and remains low for the duration of a normal charge cycle. When charging is complete, i.e., the charger enters constant voltage mode and the charge current has dropped to one-tenth

of the programmed value, the \overline{CHRG} pin is released (high impedance). The \overline{CHRG} pin does not respond to the C/10 threshold if the LTC3577-3/LTC3577-4 are in input current limit. This prevents false end-of-charge indications due to insufficient power available to the battery charger. Even though charging is stopped during an NTC fault the \overline{CHRG} pin will stay low indicating that charging is not complete.

Battery Charger Stability Considerations

The LTC3577-3/LTC3577-4's battery charger contains both a constant-voltage and a constant-current control loop. The constant-voltage loop is stable without any compensation when a battery is connected with low impedance leads. Excessive lead length, however, may add enough series inductance to require a bypass capacitor of at least 1µF from BAT to GND. Furthermore, a 4.7µF capacitor in series with a 0.2 Ω to 1 Ω resistor from BAT to GND is required to keep ripple voltage low when the battery is disconnected.

High value, low ESR multilayer ceramic chip capacitors reduce the constant-voltage loop phase margin, possibly resulting in instability. Ceramic capacitors up to $22\mu F$ may be used in parallel with a battery, but larger ceramics should be decoupled with 0.2Ω to 1Ω of series resistance.

In constant-current mode, the PROG pin is in the feed-back loop rather than the battery voltage. Because of the additional pole created by any PROG pin capacitance, capacitance on this pin must be kept to a minimum. With no additional capacitance on the PROG pin, the battery charger is stable with program resistor values as high as 25k. However, additional capacitance on this node reduces the maximum allowed program resistor. The pole frequency at the PROG pin should be kept above 100kHz. Therefore, if the PROG pin has a parasitic capacitance, C_{PROG} , the following equation should be used to calculate the maximum resistance value for R_{PROG} :

$$R_{PROG} \le \frac{1}{2\pi \cdot 100 \text{kHz} \cdot C_{PROG}}$$



NTC Thermistor and Battery Voltage Reduction

The battery temperature is measured by placing a negative temperature coefficient (NTC) thermistor close to the battery pack. To use this feature connect the NTC thermistor, R_{NTC}, between the NTC pin and ground and a bias resistor, R_{NOM}, from NTCBIAS to NTC. R_{NOM} should be a 1% resistor with a value equal to the value of the chosen NTC thermistor at 25°C (R25). The LTC3577-3/ LTC3577-4 will pause charging when the resistance of the NTC thermistor drops to 0.54 times the value of R25 or approximately 54k (for a Vishay Curve 1 thermistor, this corresponds to approximately 40°C). If the battery charger is in constant voltage (float) mode, the safety timer also pauses until the thermistor indicates a return to a valid temperature. As the temperature drops, the resistance of the NTC thermistor rises. The LTC3577-3/LTC3577-4 are also designed to pause charging when the value of the NTC thermistor increases to 3.25 times the value of R25. For a Vishay Curve 1 thermistor this resistance, 325k. corresponds to approximately 0°C. The hot and cold comparators each have approximately 3°C of hysteresis to prevent oscillation about the trip point. The typical NTC circuit is shown in Figure 3.

To improve safety and reliability the battery voltage is reduced when the battery temperature becomes excessively high. When the resistance of the NTC thermistor drops to about 0.35 times the value of R25 or approximately 35k (for a Vishay Curve 1 thermistor, this corresponds to approximately 50°C) the NTC enables circuitry to monitor the battery voltage. If the battery voltage is above the battery discharge threshold (about 3.9V) then the battery discharge circuitry is enabled and draws about 140mA from the battery when $V_{BUS} = 0V$ and about 180mA when $V_{BUS} = 5V$. The battery discharge current is disabled below the battery discharge threshold.

When the charger is disabled an internal watchdog timer samples the NTC thermistor for about 150µs every 150ms and will enable the battery monitoring circuitry if the bat-

tery temperature exceeds the NTC TOO_HOT threshold. If adding a capacitor to the NTC pin for filtering the time constant must be much less than 150µs so that the NTC pin can settle to its final value during the sampling period. A time constant less than 10µs is recommended. Once the battery monitoring circuitry is enabled it will remain enabled and monitoring the battery voltage until the battery temperature falls back below the discharge temperature threshold. The battery discharge circuitry is only enabled if the battery voltage is greater than the battery discharge threshold.

Alternate NTC Thermistors and Biasing

The LTC3577-3/LTC3577-4 provide temperature qualified charging if a grounded thermistor and a bias resistor are connected to NTC. By using a bias resistor whose value is equal to the room temperature resistance of the thermistor (R25) the upper and lower temperatures are pre-programmed to approximately 40°C and 0°C, respectively (assuming a Vishay Curve 1 thermistor).

The upper and lower temperature thresholds can be adjusted by either a modification of the bias resistor value or by adding a second adjustment resistor to the circuit. If only the bias resistor is adjusted, then either the upper or the lower threshold can be modified but not both. The other trip point will be determined by the characteristics of the thermistor. Using the bias resistor in addition to an adjustment resistor, both the upper and the lower temperature trip points can be independently programmed with the constraint that the difference between the upper and lower temperature thresholds cannot decrease. Examples of each technique are given below.

NTC thermistors have temperature characteristics which are indicated on resistance-temperature conversion tables. The Vishay-Dale thermistor NTHS0603N011-N1003F, used in the following examples, has a nominal value of 100k and follows the Vishay Curve 1 resistance-temperature characteristic.



In the explanation below, the following notation is used.

R25 = Value of the thermistor at 25°C

 $R_{NTC|COLD}$ = Value of thermistor at the cold trip point

 $R_{NTC|HOT}$ = Value of the thermistor at the hot trip point

 r_{COLD} = Ratio of $R_{NTC|COLD}$ to R25

 r_{HOT} = Ratio of $R_{NTCIHOT}$ to R25

R_{NOM} = Primary thermistor bias resistor (see Figure 3)

R1 = Optional temperature range adjustment resistor (see Figure 4)

The trip points for the LTC3577-3/LTC3577-4's temperature qualification are internally programmed at $0.35 \cdot V_{NTC}$ for the hot threshold and $0.76 \cdot V_{NTC}$ for the cold threshold.

Therefore, the hot trip point is set when:

$$\frac{R_{\text{NTC}|\text{HOT}}}{R_{\text{NOM}} + R_{\text{NTC}|\text{HOT}}} \bullet \text{NTCBIAS} = 0.35 \bullet \text{NTCBIAS}$$

and the cold trip point is set when:

$$\frac{R_{\text{NTC}|\text{COLD}}}{R_{\text{NOM}} + R_{\text{NTC}|\text{COLD}}} \bullet \text{NTCBIAS} = 0.76 \bullet \text{NTCBIAS}$$

Solving these equations for $R_{\text{NTC|COLD}}$ and $R_{\text{NTC|HOT}}$ results in the following:

$$R_{\text{NTC}|\text{HOT}} = 0.538 \bullet R_{\text{NOM}}$$

and

By setting R_{NOM} equal to R25, the above equations result in r_{HOT} = 0.538 and r_{COLD} = 3.17. Referencing these ratios to the Vishay Resistance-Temperature Curve 1 chart gives a hot trip point of about 40°C and a cold trip point of about 0°C. The difference between the hot and cold trip points is approximately 40°C.




Figure 3. Typical NTC Thermistor Circuit




Figure 4. NTC Thermistor Circuit with Additional Bias Resistor



By using a bias resistor, R_{NOM} , different in value from R25, the hot and cold trip points can be moved in either direction. The temperature span will change somewhat due to the non-linear behavior of the thermistor. The following equations can be used to easily calculate a new value for the bias resistor:

$$R_{NOM} = \frac{r_{HOT}}{0.538} \cdot R25$$

$$R_{NOM} = \frac{r_{COLD}}{3.17} \cdot R25$$

where r_{HOT} and r_{COLD} are the resistance ratios at the desired hot and cold trip points. Note that these equations are linked. Therefore, only one of the two trip points can be chosen, the other is determined by the default ratios designed in the IC.

Consider an example where a 60°C hot trip point is desired. From the Vishay Curve 1 R-T characteristics, r_{HOT} is 0.2488 at 60°C. Using the above equation, R_{NOM} should be set to 46.4k. With this value of R_{NOM} , the cold trip point is about 16°C. Notice that the span is now 44°C rather than the previous 40°C. This is due to the decrease in temperature gain of the thermistor as absolute temperature increases.

The upper and lower temperature trip points can be independently programmed by using an additional bias resistor as shown in Figure 4. The following formulas can be used to compute the values of R_{NOM} and R1:

$$R_{NOM} = \frac{r_{COLD} - r_{HOT}}{2.714} \cdot R25$$

$$R1 = 0.536 \bullet R_{NOM} - r_{HOT} \bullet R25$$

For example, to set the trip points to 0°C and 45°C with a Vishay Curve 1 thermistor choose:

$$R_{NOM} = \frac{3.266 - 0.4368}{2.714} \cdot 100k = 104.2k$$

the nearest 1% value is 105k.

$$R1 = 0.536 \cdot 105k - 0.4368 \cdot 100k = 12.6k$$

the nearest 1% value is 12.7k. The final solution is shown in Figure 4 and results in an upper trip point of 45°C and a lower trip point of 0°C.

Overvoltage Protection (OVP)

The LTC3577-3/LTC3577-4 can protect themselves from the inadvertent application of excessive voltage to V_{BUS} or WALL with just two external components: an N-channel FET and a 6.2k resistor. The maximum safe overvoltage magnitude will be determined by the choice of the external NMOS and its associated drain breakdown voltage.

The overvoltage protection module consists of two pins. The first, OVSENS, is used to measure the externally applied voltage through an external resistor. The second, OVGATE, is an output used to drive the gate pin of an external FET. The voltage at OVSENS will be lower than the OVP input voltage by ($I_{OVSENS} \cdot 6.2k\Omega$) due to the OVP circuit's quiescent current. The OVP input will be 200mV to 400mV higher than OVSENS under normal operating conditions. When OVSENS is below 6V, an internal charge pump will drive OVGATE to approximately 1.88 • OVSENS. This will enhance the N-channel FET and provide a low impedance connection to V_{BUS} or WALL which will, in turn, power the LTC3577-3/LTC3577-4. If OVSENS should rise above 6V (6.35V OVP input) due to a fault or use of an incorrect wall adapter. OVGATE will be pulled to GND, disabling the external FET to protect downstream circuitry. When the voltage drops below 6V again, the external FET will be re-enabled.

In an overvoltage condition, the OVSENS pin will be clamped at 6V. The external 6.2k resistor must be sized appropriately to dissipate the resultant power. For example, a 1/10W 6.2k resistor can have at most $\sqrt{P_{MAX}} \cdot 6.2k = 24V$ applied across its terminals. With the 6V at OVSENS, the maximum overvoltage magnitude that this resistor can withstand is 30V. A 1/4W 6.2k resistor raises this value to 45V.

The charge pump output on OVGATE has limited output drive capability. Care must be taken to avoid leakage on this pin, as it may adversely affect operation.






Figure 5. Dual Input Overvoltage Protection

Dual Input Overvoltage Protection

It is possible to protect both V_{BUS} and WALL from overvoltage damage with several additional components, as shown in Figure 5. Schottky diodes D1 and D2 pass the larger of V1 and V2 to R1 and OVSENS. If either V1 or V2 exceeds 6V plus $V_{F(SCHOTTKY)}$, OVGATE will be pulled to GND and both the WALL and USB inputs will be protected. Each input is protected up to the drain-source breakdown, BVDSS, of MN1 and MN2. R1 must also be rated for the power dissipated during maximum overvoltage. See the "Overvoltage Protection" section for an explanation of this calculation. Table 2 shows some NMOS FETs that maybe suitable for overvoltage protection.

Table 2. Recommended Overvoltage FETs

NMOS FET	BVDSS	R _{ON}	PACKAGE
Si1472DH	30V	82m Ω	SC70-6
Si2302ADS	20V	$60 \text{m}\Omega$	S0T-23
Si2306BDS	30V	$65 \text{m}\Omega$	S0T-23
Si2316BDS	30V	80mΩ	S0T-23
IRLML2502	20V	$35 \text{m}\Omega$	S0T-23




Figure 6. Dual Polarity Voltage Protection

Reverse Input Voltage Protection

The LTC3577-3/LTC3577-4 can also be easily protected against the application of reverse voltage as shown in Figure 6. D1 and R1 are necessary to limit the maximum VGS seen by MP1 during positive overvoltage events. D1's breakdown voltage must be safely below MP1's BVGS. The circuit shown in Figure 6 offers forward voltage protection up to MN1's BVDSS and reverse voltage protection up to MP1's BVDSS.

LOW DROPOUT LINEAR REGULATOR OPERATION

LDO Operation and Voltage Programming

The LTC3577-3/LTC3577-4 contain two 150mA adjustable output LDO regulators. The first LDO (LDO1) is always on and will be enabled whenever V_{OUT} is greater than V_{OUT} UVLO. The second LDO (LDO2) is controlled by the pushbutton and is the first supply to sequence up in response to pushbutton application. Both LDOs are disabled when V_{OUT} is less than V_{OUT} UVLO and LDO2 is further disabled when the pushbutton circuity is in the power down or power off states. Both LDOs contain a soft-start function to limit inrush current when enabled. The soft-start function works by ramping up the LDO reference over a 200µs period (typical) when the LDO is enabled.



When disabled all LDO circuitry is powered off leaving only a few nanoamps of leakage current on the LDO supply. Both LDO outputs are individually pulled to ground through internal resistors when disabled.

The power good status bits of LDO1 and LDO2 are available in I^2C through the read-back registers PGLDO[1] and PGLDO[2] for LDO1 and LDO2 respectively. The power good comparators for both LDOs are sampled when the I^2C port receives the correct I^2C read address.

Figure 7 shows the LDO application circuit. The full-scale output voltage for each LDO is programmed using a resistor divider from the LDO output (LDO1 or LDO2) connected to the feedback pins (LDO1_FB or LDO2_FB) such that:

$$V_{LD0x} = 0.8V \bullet \left(\frac{R1}{R2} + 1\right)$$

For stability, each LDO output must be bypassed to ground with a minimum $1\mu F$ ceramic capacitor (C_{OUT}).




Figure 7. LDO Application Circuit

STEP-DOWN SWITCHING REGULATOR OPERATION

Introduction

The LTC3577-3/LTC3577-4 include three 2.25MHz constant-frequency current mode step-down switching regulators providing 500mA, 500mA and 800mA each. All step-down switching regulators can be programmed for a minimum output voltage of 0.8V and can be used to power a microcontroller core, microcontroller I/O, memory or other logic circuitry. All step-down switching regulators support 100% duty cycle operation (low dropout mode) when the input voltage drops very close to the output voltage and are also capable of Burst Mode operation for highest efficiencies at light loads. Burst Mode operation is individually selectable for each step-down switching regulator through the I²C register bits BK1BRST, BK2BRST and BK3BRST. The step-down switching regulators also include soft-start to limit inrush current when powering on, short-circuit current protection, and switch node slew limiting circuitry to reduce EMI radiation. No external compensation components are required for the switching regulators. Switching regulators 1 and 2 (Buck1 and Buck2) are sequenced up and down together through the pushbutton interface (see the "Pushbutton Interface" section for more information), while Buck3 has an individual enable pin (EN3) that is active when the pushbutton is in the power-up or power-on states. Buck3 is disabled in the power down and power off states. It is recommended that the step-down switching regulator input supplies (V_{IN12}) and V_{IN3}) be connected to the system supply pin (V_{OLIT}). This is recommended because the undervoltage lockout circuit on the V_{OUT} pin (V_{OUT} UVLO) disables the stepdown switching regulators when the V_{OUT} voltage drops below the V_{OLIT} UVLO threshold. If driving the step-down switching regulator input supplies from a voltage other than V_{OLIT} the regulators should not be operated outside the specified operating range as operation is not guaranteed beyond this range.



Output Voltage Programming

Figure 8 shows the step-down switching regulator application circuit. The full-scale output voltage for each step-down switching regulator is programmed using a resistor divider from the step-down switching regulator output connected to the feedback pins (FB1, FB2 and FB3) such that:

$$V_{OUTx} = 0.8V \cdot \left(\frac{R1}{R2} + 1\right)$$

Typical values for R1 are in the range of 40k to 1M. The capacitor C_{FB} cancels the pole created by feedback resistors and the input capacitance of the FB pin and also helps to improve transient response for output voltages much greater than 0.8V. A variety of capacitor sizes can be used for C_{FB} but a value of 10pF is recommended for most applications. Experimentation with capacitor sizes between 2pF and 22pF may yield improved transient response.




Figure 8. Step-Down Switching Regulator Application Circuit

Operating Modes

The step-down switching regulators include two possible operating modes to meet the noise/power needs of a variety of applications. In pulse-skipping mode, an internal latch is set at the start of every cycle, which turns on the main P-channel MOSFET switch. During each cycle, a current comparator compares the peak inductor current to the output of an error amplifier. The output of the current comparator resets the internal latch, which causes the main P-channel MOSFET switch to turn off and the N-channel MOSFET synchronous rectifier to turn on. The N-channel MOSFET synchronous rectifier turns off at the end of the

2.25MHz cycle or if the current through the N-channel MOSFET synchronous rectifier drops to zero. Using this method of operation, the error amplifier adjusts the peak inductor current to deliver the required output power. All necessary compensation is internal to the step-down switching regulator requiring only a single ceramic output capacitor for stability. At light loads in pulse-skipping mode, the inductor current may reach zero on each pulse which will turn off the N-channel MOSFET synchronous rectifier. In this case, the switch node (SW1, SW2 or SW3) goes high impedance and the switch node voltage will ring. This is discontinuous operation, and is normal behavior for a switching regulator. At very light loads in pulse-skipping mode, the step-down switching regulators will automatically skip pulses as needed to maintain output regulation. At high duty cycle (V_{OUTX} approaching V_{INX}) it is possible for the inductor current to reverse at light loads causing the stepped down switching regulator to operate continuously. When operating continuously, regulation and low noise output voltage are maintained, but input operating current will increase to a few milliamps.

In Burst Mode operation, the step-down switching regulators automatically switch between fixed frequency PWM operation and hysteretic control as a function of the load current. At light loads the step-down switching regulators control the inductor current directly and use a hysteretic control loop to minimize both noise and switching losses. While operating in Burst Mode operation, the output capacitor is charged to a voltage slightly higher than the regulation point. The step-down switching regulator then goes into sleep mode, during which the output capacitor provides the load current. In sleep mode, most of the switching regulator's circuitry is powered down, helping conserve battery power. When the output voltage drops below a pre-determined value, the step-down switching regulator circuitry is powered on and another burst cycle begins. The sleep time decreases as the load current increases. Beyond a certain load current point (about 1/4 rated output load current) the step-down switching regulators will switch to a low noise constant frequency PWM mode of operation, much the same as pulse-skipping operation at high loads.

For applications that can tolerate some output ripple at low output currents, Burst Mode operation provides
357734fc



better efficiency than pulse-skipping at light loads. The step-down switching regulators allow mode transition on-the-fly, providing seamless transition between modes even under load. This allows the user to switch back and forth between modes to reduce output ripple or increase low current efficiency as needed. Burst Mode operation is individually selectable for each step-down switching regulator through the I²C register bits BK1BRST, BK2BRST and BK3BRST.

Shutdown

The step-down switching regulators (Buck1, Buck2 and Buck3) are shut down when the pushbutton circuitry is in the power-down or power-off state. Step-down switching regulator 3 (Buck3) can also be shut down by bringing the EN3 input low. In shutdown all circuitry in the step-down switching regulator is disconnected from the switching regulator input supply leaving only a few nanoamps of leakage current. The step-down switching regulator outputs are individually pulled to ground through internal 10k resistors on the switch pin (SW1, SW2 or SW3) when in shutdown.

Dropout Operation

It is possible for a step-down switching regulator's input voltage to approach its programmed output voltage (e.g., a battery voltage of 3.4V with a programmed output voltage of 3.3V). When this happens, the PMOS switch duty cycle increases until it is turned on continuously at 100%. In this dropout condition, the respective output voltage equals the




Figure 9. V_{OUT3} (1.2V) Efficiency and Power Loss vs I_{OUT3}

regulator's input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor.

Soft-Start Operation

Soft-start is accomplished by gradually increasing the peak inductor current for each step-down switching regulator over a 500µs period. This allows each output to rise slowly, helping minimize inrush current required to charge up the switching regulator output capacitor. A soft-start cycle occurs whenever a given switching regulator is enabled. A soft-start cycle is not triggered by changing operating modes. This allows seamless output transition when actively changing between operating modes.

Slew Rate Control

The step-down switching regulators contain new patent pending circuitry to limit the slew rate of the switch node (SW1, SW2 and SW3). This new circuitry is designed to transition the switch node over a period of a few nanoseconds, significantly reducing radiated EMI and conducted supply noise while maintaining high efficiency. Since slowing the slew rate of the switch nodes causes efficiency loss, the slew rate of the step-down switching regulators is adjustable via the I²C registers SLEWCTL1 and SLEW-CTL2. This allows the user to optimize efficiency or EMI as necessary with four different slew rate settings. The power up default is the fastest slew rate (highest efficiency) setting. Figures 9 and 10 show the efficiency and power loss graph for Buck3 programmed for 1.2V and 2.5V outputs.




Figure 10. $V_{OUT3} \, (2.5V)$ Efficiency and Power Loss vs I_{OUT3}



Note that the power loss curves remain fairly constant for both graphs yet changing the slew rate has a larger effect on the 1.2V output efficiency. This is mainly because for a given output current the 2.5V output is delivering more than 2x the power than the 1.2V output. Efficiency will always decrease and show more variation to slew rate as the programmed output voltage is decreased.

Low Supply Operation

An undervoltage lockout circuit on V_{OUT} (V_{OUT} UVLO) shuts down the step-down switching regulators when V_{OUT} drops below about 2.7V. It is recommended that the step-down switching regulator input supplies (V_{IN12} , V_{IN3}) be connected to the power path output (V_{OUT}) directly. This UVLO prevents the step-down switching regulators from operating at low supply voltages where loss of regulation or other undesirable operation may occur. If driving the step-down switching regulator input supplies from a voltage other than the V_{OUT} pin, the regulators should not be operated outside the specified operating range as operation is not guaranteed beyond this range.

Inductor Selection

Many different sizes and shapes of inductors are available from numerous manufacturers. Choosing the right inductor from such a large selection of devices can be overwhelming, but following a few basic guidelines will make the selection process much simpler. The step-down switching regulators are designed to work with inductors in the range of 2.2µH to 10µH. For most applications a 4.7µH inductor is suggested for step-down switching regulators providing up to 500mA of output current while a 3.3µH inductor is suggested for step-down switching regulators providing up to 800mA. Larger value inductors reduce ripple current. which improves output ripple voltage. Lower value inductors result in higher ripple current and improved transient response time, but will reduce the available output current. To maximize efficiency, choose an inductor with a low DC resistance. For a 1.2V output, efficiency is reduced about 2% for $100m\Omega$ series resistance at 400mA load current. and about 2% for $300 \text{m}\Omega$ series resistance at $100 \text{m}\Lambda$ load current. Choose an inductor with a DC current rating at least 1.5 times larger than the maximum load current to ensure that the inductor does not saturate during normal operation. If output short circuit is a possible condition, the inductor should be rated to handle the maximum peak current specified for the step-down converters. Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or Permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. Inductors that are very thin or have a very small volume typically have much higher core and DCR losses, and will not give the best efficiency. The choice of which style inductor to use often depends more on the price versus size, performance, and any radiated EMI requirements than on what the step-down switching regulators requires to operate. The inductor value also has an effect on Burst Mode operation. Lower inductor values will cause Burst Mode switching frequency to increase. Table 3 shows several inductors that work well with the step-down switching regulators. These inductors offer a good compromise in current rating, DCR and physical size. Consult each manufacturer for detailed information on their entire selection of inductors.

Input/Output Capacitor Selection

Low ESR (equivalent series resistance) ceramic capacitors should be used at both step-down switching regulator outputs as well as at each step-down switching regulator input supply. Only X5R or X7R ceramic capacitors should be used because they retain their capacitance over wider voltage and temperature ranges than other ceramic types. A 10µF output capacitor is sufficient for the step-down switching regulator outputs. For good transient response and stability the output capacitor for step-down switching regulators should retain at least 4µF of capacitance over operating temperature and bias voltage. Each switching regulator input supply should be bypassed with a 2.2µF capacitor. Consult with capacitor manufacturers for detailed information on their selection and specifications of ceramic capacitors. Many manufacturers now offer very thin (<1mm tall) ceramic capacitors ideal for use in height-restricted designs. Table 4 shows a list of several ceramic capacitor manufacturers.

TECHNOLOGY TECHNOLOGY

Table 3. Recommended Inductors for Step-Down Switching Regulators

INDUCTOR TYPE	L (µH)	MAX I _{DC} (A)	MAX DCR (Ω)	SIZE in mm (L \times W \times H)	MANUFACTURER
DB318C	4.7	1.07	0.1	$3.8 \times 3.8 \times 1.8$	Toko
	3.3	1.20	0.07	$3.8 \times 3.8 \times 1.8$	www.toko.com
D312C	4.7	0.79	0.24	$3.6 \times 3.6 \times 1.2$	
	3.3	0.90	0.20	$3.6 \times 3.6 \times 1.2$	
DE2812C	4.7	1.15	0.13*	$3.0 \times 2.8 \times 1.2$	
	3.3	1.37	0.105*	$3.0 \times 2.8 \times 1.2$	
CDRH3D16	4.7	0.9	0.11	4 × 4 × 1.8	Sumida
	3.3	1.1	0.085	$4 \times 4 \times 1.8$	www.sumida.com
CDRH2D11	4.7	0.5	0.17	$3.2 \times 3.2 \times 1.2$	
	3.3	0.6	0.123	$3.2 \times 3.2 \times 1.2$	
CLS4D09	4.7	0.75	0.19	$4.9 \times 4.9 \times 1$	
SD3118	4.7	1.3	0.162	$3.1 \times 3.1 \times 1.8$	Cooper
	3.3	1.59	0.113	$3.1 \times 3.1 \times 1.8$	www.cooperet.com
SD3112	4.7	0.8	0.246	$3.1 \times 3.1 \times 1.2$	· ·
	3.3	0.97	0.165	$3.1 \times 3.1 \times 1.2$	
SD12	4.7	1.29	0.117*	$5.2 \times 5.2 \times 1.2$	
	3.3	1.42	0.104*	$5.2 \times 5.2 \times 1.2$	
SD10	4.7	1.08	0.153*	$5.2 \times 5.2 \times 1.0$	
	3.3	1.31	0.108*	$5.2 \times 5.2 \times 1.0$	
LPS3015	4.7	1.1	0.2	$3.0 \times 3.0 \times 1.5$	Coil Craft
	3.3	1.3	0.13	$3.0 \times 3.0 \times 1.5$	www.coilcraft.com

^{*}Typical DCR

Table 4. Ceramic Capacitor Manufacturers

AVX	www.avxcorp.com
Murata	www.murata.com
Taiyo Yuden	www.t-yuden.com
Vishay Siliconix	www.vishay.com
TDK	www.tdk.com

LED BACKLIGHT/BOOST OPERATION

Introduction

The LED driver uses a constant frequency, current mode boost converter to supply power for up to 10 series LEDs. As shown in Figure 11 the series string of LEDs is connected from the output of the boost converter (BOOST) to the I_{LED} pin. Under normal operation the boost converter BOOST output will be driven to a voltage where the I_{LED} pin regulates at approximately 300mV to 400mV. The I_{LED} pin is a constant current sink that is programmed via I^2C "LED DAC register". The LED can be further controlled using I^2C to program brightness levels and soft turn-on/turn-off effects. See the " I^2C Interface" section for more information on programming the I_{LED} current. The boost

converter also includes an overvoltage protection feature to limit the BOOST output voltage as well as variable slew rate control of the SW pin to reduce EMI.

LED Boost Operation

The LED boost converter is designed for very high duty cycle operation and can boost from 3V to 40V out for load currents up to 20mA. The boost converter also features overvoltage protection to protect the output in case of an open circuit in the LED string. The overvoltage protection threshold is set by adjusting R1 in Figure 11 such that:

$$BOOST(MAX) = 800mV \bullet \frac{R1}{10 \bullet R2} + LED_OV$$

where LED_OV is approximately 1.0V.

In the case of Figure 11 BOOST(MAX) is set to 40V for a 10-LED string.

Capacitor C3 provides soft-start, limiting the inrush current when the boost converter is first enabled. C3 provides feedback to the I_{LED} pin. This feedback limits the rise time of output voltage and the inrush current while the output capacitor, C2, is charging.






Figure 11. LED Boost Application Circuit

The boost converter will be operated in either continuous conduction mode, discontinuous conduction mode or pulse-skipping mode depending on the inductor current required for regulation.

LED Constant Current Sink

The LED driver uses a precision current sink to regulate the LED current up to 20mA. The current sink is programmed via I^2C "LED DAC Register" and utilizes a 6-bit 60dB exponential DAC. This DAC provides accurate current control from 20 μ A to 20mA with approximately 1dB per step for $I_{LED(FS)} = 20$ mA. The LED current can be approximated by the following equations:

$$I_{LED} = I_{LED(FS)} \bullet 10^{\left(3 \bullet \frac{DAC - 63}{63}\right)}$$

$$I_{LED(FS)} = \frac{0.8V}{R2} \bullet 500$$
(1)

where DAC is the decimal value programmed into the I^2C "LED DAC register". For example with $I_{LED(FS)} = 20$ mA and DAC[5:0] = 000000 (0 decimal) I_{LED} equates to 20μ A, while DAC[5:0] = 111111 (63 decimal) I_{LED} equates to 20mA. As a final example DAC[5:0] = 101010 is 42 decimal and equates to $I_{LED} = 2$ mA for $I_{LED(FS)} = 20$ mA. The DAC approximates Equation 1 using the nominal values in Table 5. The differences between the approximation equation and the table are due to design of the DAC using eight linear segments that approximate the exponential function.

Table 5. LED DAC Codes to Output Current

Tubio 0. LED Brio Goudo to Gutput Guiront					
DAC Codes	Output Current	DAC Codes	Output Current		
0	20.0µA	32	668µA		
1	23.5µA	33	786µA		
2	27.0µA	34	903µA		
3	30.5µA	35	1.02mA		
4	34.0µA	36	1.14mA		
5	37.6µA	37	1.26mA		
6	41.1µA	38	1.37mA		
7	44.6µA	39	1.49mA		
8	48.1µA	40	1.61mA		
9	56.5µA	41	1.89mA		
10	65.0µA	42	2.17mA		
11	73.4µA	43	2.45mA		
12	81.9µA	44	2.74mA		
13	90.3µA	45	3.02mA		
14	98.7µA	46	3.30mA		
15	107μΑ	47	3.58mA		
16	116µA	48	3.86mA		
17	136μΑ	49	4.54mA		
18	156µA	50	5.22mA		
19	177μΑ	51	5.90mA		
20	197μΑ	52	6.58mA		
21	217µA	53	7.26mA		
22	237μΑ	54	7.93mA		
23	258μΑ	55	8.61mA		
24	278μΑ	56	9.29mA		
25	327µA	57	10.8mA		
26	376µA	58	12.4mA		
27	424µA	59	13.9mA		
28	473μΑ	60	15.4mA		
29	522µA	61	17.0mA		
30	571μA	62	18.5mA		
31	620µA	63	20.0mA		
	·	-	·		

The full-scale LED current is set using a resistor (R2 in Figure 11) connected between the LED_FS pin and ground. Typically R2 should be set to 20k to give 20mA of LED current at full scale. The resistance may be increased to decrease the current or the resistance may be decreased to increase the LED current. The DAC has been optimized for best performance at 20mA full scale. The full-scale current may be adjusted but the accuracy of the output current will be degraded the further it is programmed from 20mA. The LED_FS pin is current limited and will only source about $80\mu A$. This protects the pin and limits the I_{LED} current in a case where LED_FS is shorted to ground, it is not recommended to program the LED current above 25mA.

LINEAR TECHNOLOGY

LED Gradation

The LED driver features an automatic gradation circuit. The gradation circuit ramps the LED current up when the LED driver is enabled and ramps the current down when the LED driver is disabled. The DAC is enabled and disabled with the EN bit of the I²C "LED control register". The gradation function is automatic when enabling and disabling the LED driver; only the gradation speed needs to be programmed to use this function. The gradation speed is set by the GR1 and GR2 bits of the I²C "LED control register" which allows transitions times of approximately 15ms, one-half second, one second and two seconds. See the "I²C Interface" section for more information. The gradation function allows the LEDs to turn on and off gradually as opposed to an abrupt step.

LED PWM vs Constant Current Operation

The LED driver provides both linear LED current mode as well as PWM LED current mode. These modes are selected through the MD1 and MD2 bits of the I^2C "LED control register". When both bits are "0" the LED boost converter is in constant current (CC) mode and the I_{LED} current sink is constant whose value is set by the DAC[5:0] bits of the I^2C "LED DAC register".

Setting MD1 to "0" and MD2 to "1" selects the LED PWM mode. In this mode the LED driver is pulsed using an internally generated PWM signal. The PWM mode may be used to reduce the LED intensity for a given programmed current.

When dimming via PWM the LED driver and boost converter are both turned on and off together. This allows some degree of additional control over the LED current, and in some cases may offer a more efficient method of dimming since the boost could be operated at an optimal efficiency point and pulsed for the desired LED intensity.

The PWM mode, if enabled, is set up using 3 values, PWMNUM [3:0] and PWMDEN [3:0] in the I²C "LED PWM Register" and PWMCLK, set by PWMC2 and PWMC1 in the I²C "LED Control Register."

Duty Cycle =
$$\frac{PWMNUM}{PWMDEN}$$

$$Frequency = \frac{PWMCLK}{PWMDEN}$$

Table 6. PWM Clock Frequency

PWMC2	PWMC1	PWMCLK
0	0	8.77kHz
0	1	4.39kHz
1	0	2.92kHz
1	1	2.19kHz

Using the PWM control, a 4-bit internally generated PWM is possible as additional dimming. Using these control bits a number of PWM duty cycles and frequencies are available in the 100Hz to 500Hz range. This range was selected to be below the audio range and above the frequency where the PWM is visible.

For example, given PWMC2 = 1, PWMC1 = 0, PWMNUM[3:0] = 0111 and PWMDEN[3:0] = 1100 then the duty cycle will be 58.3% and PWM frequency will be 243Hz.

If PWMNUM is set to 0 then the duty cycle will be 0% and the current sink will effectively be off. If PWMNUM is ever programmed to a value larger than PWMDEN the duty cycle will be 100% and the current sink will effectively be constant. PWMDEN and PWMNUM may both be changed to result in 73 different duty cycle possibilities and 41 different PWM frequencies between 8.77kHz and 100Hz.

When PWM mode is enabled a small ($2\mu A$) standby current source is always enabled on the LED pin. The purpose of this is to have some current flowing in the LED's at all times. This helps to reduce the magnitude of the voltage swing on the LED pin as the current is pulsed on and off.



Fixed Boost Output

Setting MD1 to 1 and MD2 to 0 selects the fixed high voltage boost mode. This mode can be used to generate output voltages at or greater than V_{OUT} . When configured as a boost converter the I_{LED} pin becomes the feedback pin, and the boost will regulate the output voltage such that the voltage on the I_{LED} pin is 800mV.

Figure 12 shows a fixed 12V output generated using the boost converter in the fixed high voltage boost mode. Any output voltage up to 40V may be programmed by selecting appropriate values for the R1 and R2 voltage divider from the equation:

$$V_{B00ST} = 0.8V \cdot \left(\frac{R1}{R2} + 1\right)$$

Values for R2 should be kept below 24.3k to keep the pole at the $I_{\rm LED}$ pin beyond cross over.




Figure 12. Fixed 12V/75mA Boost Output Application

The boost is designed primarily as a high voltage and high duty cycle converter. When operating with a lower boost ratio, a larger output capacitor, $10\mu F$, should be used. Operating with a very low duty cycle will cause cycle skipping which will increase ripple.

To keep the average steady-state inductor current below 300mA the maximum output current is reduced as programmed output voltage increases. The output current available is given by:

$$I_{BOOST(MAX)} = 300 \text{mA} \cdot \frac{V_{OUT(MIN)}}{V_{BOOST}}$$

Note that the maximum boost output current must be set by the minimum V_{OUT} operating voltage. If the boost converter is allowed to operate down to the V_{OUT} UVLO then 2.5V must be assumed as the minimum operating V_{OUT} voltage.

Inductor Selection

The LED boost converter is designed to work with a $10\mu H$ inductor. The inductor must be able to handle a peak current of 1A and should have a low ESR value for good efficiency. Table 7 shows several inductors that work well with the LED boost converter. These inductors offer a good compromise in current rating, DCR and physical size. Consult each manufacturer for detailed information on their entire selection of inductors.

Table 7	Decemberded	Industry for	. Danat Citabina	Danualana
Ianie /	Kecommenaea	indictors to	r Roost Switching	Pallisture

INDUCTOR TYPE	L (µH)	MAX I _{DC} (A)	MAX DCR (Ω)	SIZE in mm (L \times W \times H)	MANUFACTURER
LPS4018-103	10	1.1	0.200	4.0 × 4.0 × 1.8	Coil Craft www.coilcraft.com
DB62LCB	10	1.22	0.118	$6.2\times6.2\times2$	Toko www.toko.com
CDRH4D16NP-100M	10	1.05	0.155	$4.8\times4.8\times1.8$	Sumida www.sumida.com
SD18-100-R	10	1.28	0.158*	5.2 × 5.2 × 1.8	Cooper www.cooperet.com

*Typical

LINEAR TECHNOLOGY

Diode Selection

When boosting to increasingly higher voltages, parasitic capacitance at the switch pin becomes an increasing large component of the switching loses. For this reason it is important to minimize the capacitance on the switch node. The diode selected should be sized to handle the peak inductor current and the average output current. At high boost voltages a diode with the lowest possible junction capacitance will often result in a more efficient solution than one with a lower forward drop.

I²C OPERATION

I²C Interface

The LTC3577-3/LTC3577-4 may communicate with a bus master using the standard I 2 C 2-wire interface. The Timing Diagram shows the relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources, such as the LTC1694 SMBus accelerator, are required on these lines. The LTC3577-3/LTC3577-4 are both a slave receiver and slave transmitter. The I 2 C control signals, SDA and SCL are scaled internally to the DV $_{CC}$ supply. DV $_{CC}$ should be connected to the same power supply as the bus pull-up resistors.

The I^2C port has an undervoltage lockout on the DV_{CC} pin. When DV_{CC} is below approximately 1V, the I^2C serial port is cleared and registers are set to the default configuration of all zeros.


I²C Bus Speed

The I²C port is designed to be operated at speeds of up to 400kHz. It has built-in timing delays to ensure correct operation when addressed from an I²C compliant master device. It also contains input filters designed to suppress glitches should the bus become corrupted.

I²C START and STOP Conditions

A bus master signals the beginning of communications by transmitting a START condition. A START condition is generated by transitioning SDA from HIGH to LOW while SCL is HIGH. The master may transmit either the slave write or the slave read address. Once data is written to the LTC3577-3/LTC3577-4, the master may transmit a STOP condition which commands the LTC3577-3/LTC3577-4 to act upon its new command set. A STOP condition is sent by the master by transitioning SDA from LOW to HIGH while SCL is HIGH. The bus is then free for communication with another I²C device.

I²C Timing Diagram





357734fd

I²C Byte Format

Each byte sent to or received from the LTC3577-3/LTC3577-4 must be 8 bits long followed by an extra clock cycle for the acknowledge bit. The data should be sent to the LTC3577-3/LTC3577-4 most significant bit (MSB) first.

I²C Acknowledge

The acknowledge signal is used for handshaking between the master and the slave. When the LTC3577-3/LTC3577-4 are written to (write address), they acknowledge their write address as well as the subsequent two data bytes. When they are read from (read address), the LTC3577-3/LTC3577-4 acknowledge their read address only. The bus master should acknowledge receipt of information from the LTC3577-3/LTC3577-4.

An acknowledge (active LOW) generated by the LTC3577-3/LTC3577-4 let the master know that the latest byte of information was received. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock cycle. The LTC3577-3/LTC3577-4 pull-down the SDA line during the write acknowledge clock pulse so that it is a stable LOW during the HIGH period of this clock pulse.

When the LTC3577-3/LTC3577-4 are read from, they release the SDA line so that the master may acknowledge receipt of the data. Since the LTC3577-3/LTC3577-4 only transmit one byte of data, a master not acknowledging the data sent by the LTC3577-3/LTC3577-4 has no I²C specific consequence on the operation of the I²C port.

I²C Slave Address

The LTC3577-3/LTC3577-4 respond to a 7-bit address which has been factory programmed to b'0001001 [R/W]'. The LSB of the address byte, known as the read/write bit, should be 0 when writing data to the LTC3577-3/LTC3577-4 and 1 when reading data from it. Considering the address an 8-bit word, then the write address is 0x12 and the read address is 0x13. The LTC3577-3/LTC3577-4 will acknowledge both its read and write address.

I²C Sub-Addressed Writing

The LTC3577-3/LTC3577-4 have four command registers for control input. They are accessed by the I²C port via a subaddressed writing system.

Each write cycle of the LTC3577-3/LTC3577-4 consists of exactly three bytes. The first byte is always the LTC3577-3/LTC3577-4's write address. The second byte represents the LTC3577-3/LTC3577-4's sub-address. The sub address is a pointer which directs the subsequent data byte within the LTC3577-3/LTC3577-4. The third byte consists of the data to be written to the location pointed to by the sub-address. The LTC3577-3/LTC3577-4 contain control registers at only four sub-address locations: 0x00, 0x01, 0x02 and 0x03. Writing to sub-addresses outside the four sub-addresses listed is not recommended as it can cause data in one of the four listed sub-addresses to be overwritten.

I²C Bus Write Operation

The master initiates communication with the LTC3577-3/ LTC3577-4 with a START condition and the LTC3577-3/ LTC3577-4's write address. If the address matches that of the LTC3577-3/LTC3577-4, the LTC3577-3/LTC3577-4 return an acknowledge. The master should then deliver the sub-address. Again the LTC3577-3/LTC3577-4 acknowledge and the cycle is repeated for the data byte. The data byte is transferred to an internal holding latch upon the return of its acknowledge by the LTC3577-3/LTC3577-4. This procedure must be repeated for each sub-address that requires new data. After one or more cycles of [AD-DRESS][SUB-ADDRESS][DATA], the master may terminate the communication with a STOP condition. Alternatively, a REPEAT-START condition can be initiated by the master and another chip on the I²C bus can be addressed. This cycle can continue indefinitely and the LTC3577-3/LTC3577-4 will remember the last input of valid data that it received. Once all chips on the bus have been addressed and sent valid data, a global STOP can be sent and the LTC3577-3/ LTC3577-4 will update their command latches with the data that they had received.

LINEAR

I²C Bus Read Operation

The bus master reads the status of the LTC3577-3/LTC3577-4 with a START condition followed by the LTC3577-3/LTC3577-4 read address. If the read address matches that of the LTC3577-3/LTC3577-4, the LTC3577-3/LTC3577-4 return an acknowledge. Following the acknowledgement of their read address, the LTC3577-3/LTC3577-4 return one bit of status information for each of the next 8 clock cycles. A STOP command is not required for the bus read operation.

I²C Input Data

There are 4 bytes of data that can be written to on the LTC3577-3/LTC3577-4. The bytes are accessed through the sub-addresses 0x00 to 0x03. At first power application (V_{BUS}, WALL or BAT) all bits default to 0. Additionally all bits are cleared to 0 when DV_{CC} drops below its undervoltage lock out or if the pushbutton enters the power down (PDN) state.

Table 8 shows the first byte of data that can be written to at sub-address 0x00. This byte of data is referred to as the "buck control register".

Table 8. Buck Control Register

BUCK CONTROL Register		ADDRESS: 00010010 SUB-ADDRESS: 00000000
BIT	NAME	FUNCTION
В0	N/A	Not Used—No Effect On Operation
B1	N/A	Not Used—No Effect On Operation
B2	BK1BRST	Buck1 Burst Mode Enable
В3	BK2BRST	Buck2 Burst Mode Enable
B4	BK3BRST	Buck2 Burst Mode Enable
B5	SLEWCTL1	Buck SW Slew Rate: 00 = 1ns,
В6	SLEWCTL2	01 = 2ns, 10 = 4ns, 11 = 8ns
B7	N/A	Not Used—No Effect On Operation

Bits B2, B3, and B4 set the operating modes of the stepdown switching regulators (bucks). Writing a 1 to any of these three registers will put that respective buck converter in the high efficiency Burst Mode operation, while a 0 will enable the low noise pulse-skipping mode of operation.

The B5 and B6 bits adjust the slew rate of all SW pins together so they all slew at the same rate. It is recommended that the fastest slew rate (B6:B5 = 00) be used

unless EMI is an issue in the application as slower slew rates cause reduced efficiency.

Table 9 shows the second byte of data that can be written to at sub-address 0x01. This byte of data is referred to as the "LED control register".

Table 9. I²C LED Control Register

LED CONTROL Register		ADDRESS: 00010010 SUB-ADDRESS: 00000001	
BIT	NAME	FUNCTION	
В0	EN	Enable: 1 = Enable 0 = Off	
B1	GR2	Gradation GR[2:1]: 00 = 15ms, 01 = 460ms, 10 = 930ms, 11 = 1.85 Seconds	
B2	GR1		
В3	MD1	Mode MD[2:1]: 00 = CC Boost,	
B4	MD2	10 = PWM Boost; 01 = HV Boost,	
B5	PWMC1	PWM CLK PWMC[2:1]: 00 = 8.77kHz,	
В6	PWMC2	01 = 4.39kHz, 10 = 2.92kHz, 11 = 2.19kHz	
В7	SLEWLED	LED SW Slew Rate: 0/1 = Fast/Slow	

Bit B0 enables and disables the LED boost circuitry. Writing a 1 to B0 enables the LED boost circuitry, while writing a 0 disables the LED boost circuitry.

Bits B1 and B2 are the LED gradation which sets the ramp up and down time of the LED current when enabled or disabled. The gradation function allows the LEDs to turn on/off gradually as opposed to an abrupt step.

Bits B3 and B4 set the operating mode of the LED boost circuitry. The operating modes are: B4:B3 = 00 LED constant current (CC) boost operation; B4:B3 = 10 LED PWM boost operation; B4:B3 = 01 fixed high voltage (HV) output boost operation; B4:B3 = 11, not supported, do not use. See the "LED Backlight/Boost Operation" section for more information on the operating modes.

Bits B5 and B6 set the PWM clock speed as shown in Table 5 of the "LED Backlight/Boost Operation" section.

Bit B7 sets the slew rate of the LED boost SW pin. Setting B7 to 0 results in the fastest slew rate and provides the most efficient mode of operation. Setting B7 to 1 should only be used in cases where EMI due to SW slewing is an issue as the slower slew rate causes a loss in efficiency.

See the "LED Backlight/Boost Operation" section for more detailed operating information.



357734fc

Table 10 shows the third byte of data that can be written to at sub-address 0x02. This byte of data is referred to as the "LED DAC register". The LED current source utilizes a 6-bit 60dB exponential DAC. This DAC provides accurate current control from $20\mu A$ to 20mA with approximately 1dB per step with $I_{LED(FS)}$ programmed to 20mA. The LED current can be approximated by the following equation:

$$I_{LED} = I_{LED(FS)} \bullet 10^{\left(3 \bullet \frac{DAC - 63}{63}\right)}$$

where DAC is the decimal value programmed into the I^2C "LED DAC register". For example with $I_{LED(FS)} = 20$ mA and DAC[5:0] = 101010 (42 decimal) I_{LED} equates to 2mA.

Table 10. I²C LED DAC Register

LED DAC REGISTER		ADDRESS: 00010010 SUB-ADDRESS: 00000010
BIT	NAME	FUNCTION
В0	DAC[0]	6-Bit Log DAC Code
B1	DAC[1]	
B2	DAC[2]	
В3	DAC[3]	
B4	DAC[4]	
B5	DAC[5]	
В6	N/A	Not Used—No Effect On Operation
B7	N/A	Not Used—No Effect On Operation

Table 11 shows the final byte of data that can be written to at sub-address 0x03. This byte of data is referred to as the "LED PWM register". See the "LED PWM vs Constant Current Operation" section for detailed information on how to set the values of this register.

Table 11. LED PWM Register

LED PWM REGISTER		ADDRESS: 00010010 SUB-ADDRESS: 00000011
BIT	NAME	FUNCTION
В0	PWMDEN[0]	PWM DENOMINATOR
B1	PWMDEN[1]	
B2	PWMDEN[2]	
B3	PWMDEN[3]	
B4	PWMNUM[0]	PWM NUMERATOR
B5	PWMNUM[1]	
B6	PWMNUM[2]	
B7	PWMNUM[3]	

I²C Output Data

One status byte may be read from the LTC3577-3/LTC3577-4 as shown in Table 12. A 1 read back in the any of the bit positions indicates that the condition is true. For example, 1 read back from bit A3 indicate that LDO1 is enabled and regulating correctly. A status read from the LTC3577-3/LTC3577-4 captures the status information when the LTC3577-3/LTC3577-4 acknowledge its read address.

Table 12. I²C READ Register

STATUS REGISTER		ADDRESS: 00010011 SUB-ADDRESS: None
BIT	NAME	FUNCTION
A0	CHARGE	Charge Status (1 = Charging)
A1	STAT[0]	STAT[1:0]; 00 = No Fault
A2	STAT[1]	101 = TOO COLD/HOT 10 = BATTERY OVERTEMP 111 = BATTERY FAULT
A3	PGLD0[1]	LD01 Power Good
A4	PGLD0[2]	LD02 Power Good
A5	PGBCK[1]	Buck1 Power Good
A6	PGBCK[2]	Buck2 Power Good
A7	PGBCK[3]	Buck3 Power Good

Bit A7 shows the power good status of Buck3. A 1 indicates that Buck3 is enabled and is regulating correctly. A 0 indicates that either Buck3 is not enabled, or that the Buck3 is enabled, but is out of regulation by more than 8%.

Bit A6 shows the power good status of Buck2. A 1 indicates that Buck2 is enabled and is regulating correctly. A 0 indicates that either Buck2 is not enabled, or that the Buck2 is enabled, but is out of regulation by more than 8%.

Bit A5 shows the power good status of Buck1. A 1 indicates that Buck1 is enabled and is regulating correctly. A 0 indicates that either Buck1 is not enabled, or that the Buck1 is enabled, but is out of regulation by more than 8%.

Bit A4 shows the power good status of LDO2. A 1 indicates that LDO2 is enabled and is regulating correctly. A 0 indicates that either LDO2 is not enabled, or that the LDO2 is enabled, but is out of regulation by more than 8%.

LINEAR TECHNOLOGY

357734fc

Bit A3 shows the power good status of LDO1. A 1 indicates that LDO1 is enabled and is regulating correctly. A 0 indicates that either LDO1 is not enabled, or that the LDO1 is enabled, but is out of regulation by more than 8%.

Bits A2 and A1 indicate the fault status of the charger measurement circuit and are decoded in Table 12. The "too cold/hot" state indicates that the thermistor temperature is out of the valid charging range (either below 0°C or above 40°C for a curve 1 thermistor) and that charging has paused until the battery returns to valid charging temperature. The battery overtemperature state indicates that the battery's thermistor has reached a critical temperature (about 50°C for a curve 1 thermistor) and that long-term battery capacity may be seriously compromised if the condition persists. The battery fault state indicates that an attempt was made to charge a low battery (typically < 2.85V) but that the low voltage condition persisted for more than 1/2 hour. In this case charging has terminated.

Bit A0 indicates the status of the battery charger. A 1 indicates that the charger is enabled and is in the constant-current charge state. In this case the battery is being charged unless the NTC thermistor is outside its valid charge range in which case charging is temporarily suspended but not complete. Charging will continue once the battery has returned to a valid charging temperature. A 0 in bit A0 indicates that charger has reached end-of-charge ($h_{\text{C/10}}$) and is near V_{FLOAT} or that charging has been terminated. Charging can be terminated by reaching the end of the charge timer or by a battery fault as described previously.

I²C Write Register Map (see the "I²C Input Data" section for more details, all registers default to 0 when reset)

BUCK CONTROL REGISTER		ADDRESS: 00010010 SUB-ADDRESS: 00000000
BIT	NAME	FUNCTION
В0	N/A	Not Used—No Effect On Operation
B1	N/A	Not Used—No Effect On Operation
B2	BK1BRST	Buck1 Burst Mode Enable
В3	BK2BRST	Buck2 Burst Mode Enable
B4	BK3BRST	Buck2 Burst Mode Enable
B5	SLEWCTL1	Buck SW Slew Rate: 00 = 1ns,
B6	SLEWCTL2	01 = 2ns, 10 = 4ns, 11 = 8ns
B7	N/A	Not Used—No Effect On Operation

LED CONTROL REGISTER		ADDRESS: 00010010 SUB-ADDRESS: 00000001
BIT	NAME	FUNCTION
B0	EN	Enable: 1= Enable 0 = Off
B1	GR2	Gradation GR[2:1]: 00 = 15ms, 01 = 460ms, 10 = 930ms, 11 = 1.85 Seconds
B2	GR1	
В3	MD1	Mode MD[2:1]: 00 = CC Boost, 10 = PWM Boost, 01 = HV Boost
B4	MD2	
B5	PWMC1	PWM CLK PWMC[2:1]: 00 = 8.77kHz,
B6	PWMC2	01 = 4.39kHz, 10 = 2.92kHz, 11 = 2.19kHz
B7	SLEWLED	LED SW Slew Rate: 0/1 = Fast/Slow

LED DAC REGISTER		ADDRESS: 00010010 SUB-ADDRESS: 00000010
BIT	NAME	FUNCTION
B0	DAC[0]	6-Bit Log DAC Code
B1	DAC[1]	
B2	DAC[2]	
B3	DAC[3]	
B4	DAC[4]	
B5	DAC[5]	
B6	N/A	Not Used—No Effect On Operation
В7	N/A	Not Used—No Effect On Operation

LED PWM REGISTER		ADDRESS: 00010010 SUB-ADDRESS: 00000011
BIT	NAME	FUNCTION
В0	PWMDEN[0]	PWM DENOMINATOR
B1	PWMDEN[1]	
B2	PWMDEN[2]	
В3	PWMDEN[3]	
B4	PWMNUM[0]	PWM NUMERATOR
B5	PWMNUM[1]	
B6	PWMNUM[2]	
B7	PWMNUM[3]	



357734f

PUSHBUTTON INTERFACE OPERATION

State Diagram/Operation

Figure 13 shows the LTC3577-3/LTC3577-4 pushbutton state diagram. Upon first application of power (V_{BUS} , WALL or BAT) an internal power-on reset (POR) signal places the pushbutton circuitry into the power-off (POFF) state. The following events cause the state machine to transition out of POFF into the power-up (PUP) state:

- 1) ON input low for 50ms (PB50MS)
- 2) PWR_ON input going high (PWR_ON)

Upon entering the PUP state, the pushbutton circuitry will sequence up LDO2, Buck1 and Buck2 in that order. The LED backlight is enabled via I²C and does not take part in the power-up sequence of the pushbutton. One second after entering the PUP state, the pushbutton circuitry will transition into the power-on (PON) state. Note that the PWR_ON input must be brought high before entering the PON state if the part is to remain in the PON state. Buck3 can be enabled through the EN3 input once the pushbutton is in the PUP or PON states.

PWR_ON going low, or V_{OUT} dropping to its undervoltage lockout (V_{OUT} UVLO) threshold will cause the state machine to leave the PON state and enter the power-down (PDN) state. The PDN state resets the I^2C registers effectively shutting down the LED backlight as well as disabling Buck1, Buck2 and LDO2 together. Buck3 is also disabled in the PDN and POFF states. The one second delay before leaving the power-down state allows the supplies to power down completely before they can be re-enabled.




Figure 13. Pushbutton State Diagram

PBSTAT Operation

PBSTAT goes low 50ms after the initial pushbutton application (\overline{ON} low) and will stay low for 50ms minimum. PBSTAT will go high coincident with \overline{ON} going high unless \overline{ON} goes high before the 50ms minimum low time.

Hard Reset and PGOOD Operation

The hard reset event is generated by pressing and holding the pushbutton (\overline{ON}) input low) for 14 seconds. For a valid hard reset event to occur the initial pushbutton application must start in the PUP or PON state. This avoids causing a hard reset from occurring if the user hangs on the pushbutton during initial power-up. If a valid hard reset event is present then the PGOOD output will transition low for about 1.8ms to allow the microprocessor to reset. The hard reset event does not affect the operating state or regulator operation.

The PGOOD pin is an open-drain output used to indicate that Buck1, Buck2 and LDO1 are enabled and have reached their final regulation voltage. A 230ms delay is included from the time Buck1, Buck2 and LDO1 reach 92% of their regulation value to allow a system controller ample time to reset itself. PGOOD is an open-drain output and requires a pull-up resistor to an appropriate power source. Optimally the pull-up resistor is connected to the output of Buck1, Buck2 or LDO2 so that power is not dissipated while the regulators are disabled.

Pushbutton Operation and Vout UVLO

As stated earlier V_{OUT} dropping to its UVLO threshold will cause the pushbutton to leave the power-on state and enter the power-down state, thus powering down Buck1, Buck2, Buck3, LDO2 and the LED backlight. Additionally, LDO1 is disabled when in UVLO. Thus, all LTC3577-3/LTC3577-4 supplies are disabled and remain disabled as long as the V_{OUT} UVLO condition exists. It is not possible to power up any of the LTC3577-3/LTC3577-4 generated supplies while V_{OUT} is below the V_{OUT} UVLO threshold.

LINEAR

Power-Up via Pushbutton Timing

The timing diagram, Figure 14, shows the LTC3577-3/LTC3577-4 powering up through application of the external pushbutton. For this example the pushbutton circuitry starts in the POFF state with V_{OUT} not in UVLO and Buck1, Buck2 and LDO2 disabled. Pushbutton application (\overline{ON} low) for 50ms transitions the pushbutton circuitry into the PUP state which sequences up LDO2, Buck1 and Buck2 in that order. PWR_ON must be driven high before the 1 second PUP period is over to keep supplies up. If PWR_ON is low or goes low after the 1 second PUP period Buck1, Buck2, and LDO2 will be shut down together. PGOOD is asserted once Buck1, Buck2 and LDO1 are within 8% of their regulation voltage for 230ms.

Buck3 and LED backlight can be enabled and disabled at any time via EN3 or I 2 C once in the PUP or PON states. The PWR_ON input can be driven via a μ P/ μ C or by one of the sequenced outputs through a high impedance (100k Ω typ). PBSTAT goes low 50ms after the initial pushbutton application and will stay low for 50ms minimum. PBSTAT will go high coincident with \overline{ON} going high unless \overline{ON} goes high before the 50ms minimum low time.




Figure 14. Power-Up via Pushbutton

Power-Up via PWR_ON Timing

The timing diagram, Figure 15, shows the LTC3577-3/LTC3577-4 powering up by driving PWR_ON high. For this example the pushbutton circuitry starts in the POFF state with V_{OUT} not in UVLO and Buck1, Buck2 and LDO2 disabled. 50ms after PWR_ON goes high the pushbutton circuitry transitions into the PUP state which sequences up LDO2, Buck1 and Buck2 in that order. PWR_ON must be driven high before the 1 second PUP period is over to keep supplies up. If PWR_ON is low or goes low after the 1 second PUP period Buck1, Buck2 and LDO2 will be shut down together. PGOOD is asserted once Buck1, Buck2 and LDO1 are within 8% of their regulation voltage for 230ms.

Buck3 and LED backlight can be enabled and disabled at any time via EN3 or I²C once in the PUP or PON states.

Powering up via PWR_ON is useful for applications containing an always on microcontroller. This allows the microcontroller to power the application up and down for house keeping and other activities outside the user's control.




Figure 15. Power-Up via PWR_ON

Power Down via Pushbutton Timing

The timing diagram, Figure 16, shows the LTC3577-3/LTC3577-4 powering down by μ C/ μ P control. For this example the pushbutton circuitry starts in the PON state with V_{OUT} not in UVLO and Buck1, Buck2 and LDO2 enabled. In this case the pushbutton is applied (\overline{ON} low) for at least 50ms, which generates a low impedance on the PBSTAT output. After receiving the PBSTAT the μ C/ μ P will drive the PWR_ON input low. 50ms after PWR_ON goes low the pushbutton circuitry will enter the PDN state. Buck1, Buck2 and LDO2 are disabled together upon entering the PDN state. After entering the PDN state, a 1 second wait time is initiated before entering the POFF state. During this 1 second time \overline{ON} and PWR_ON inputs are ignored to allow all LTC3577-3/LTC3577-4 generated supplies to go low.

Upon entering the PDN state Buck3 is disabled and LED backlight I²C registers are cleared effectively disabling the backlight. The LED backlight can be disabled via I²C prior to entering the PDN state if desired.

Holding \overline{ON} low through the 1 second power-down period will not cause a power-up event at end of the 1 second period. The \overline{ON} input must be brought high following the power-down event and then go low again to establish a valid power-up event.




Figure 16. Power-Down via Pushbutton

VOUT UVLO Power-Down Timing

If V_{OUT} drops below the V_{OUT} UVLO threshold, the pushbutton circuitry will transition from the PON state to the PDN state. Buck1, Buck2 and LDO2 are disabled together upon entering the PDN state. After entering the PDN state, a 1 second wait time is initiated before entering the POFF state. During this 1 second time \overline{ON} and PWR_ON inputs are ignored to allow all LTC3577-3/LTC3577-4 generated supplies to go low.

Upon entering the PDN state the Buck3 is disabled and LED backlight I^2C registers are cleared effectively disabling the backlight. LDO1 is also disabled by the V_{OUT} UVLO and stays disabled as long as the V_{OUT} UVLO condition remains. Note that it is not possible to sequence any of the supplies up while the V_{OUT} UVLO condition exists. LDO1 will be re-enabled when the V_{OUT} UVLO condition is removed. The other supplies will remain disabled until a valid power-up pushbutton event takes place.




Figure 17. V_{OUT} UVLO Power-Down

Hard Reset Timing

Hard reset provides a way to reset the $\mu C/\mu P$ in case of a software lockup. To initiate a hard reset, the pushbutton is pressed (\overline{ON} low) and held for greater than 14 seconds. Once the hard reset time is exceeded the PGOOD input will go low for 1.8ms which resets the $\mu C/\mu P$. Operation of the enabled supplies is not effected by the hard reset event. All enabled supplies should remain in regulation and operating correctly assuming specified operating conditions are met (i.e., no shorted supplies, etc).

There are only two methods to power down the LTC3577-3/LTC3577-4 supplies: 1) PWR_ON goes low; 2) V_{OUT} drops below the V_{OUT} UVLO threshold. If the μ C/ μ P controls shutdown by bringing PWR_ON low, it is possible that the application can hang with all supplies enabled if the μ C/ μ P fails to reset correctly on hard reset. In this case the battery will continue to be drained until V_{OUT} drops below the V_{OUT} UVLO threshold, or the user intervenes to shut down the application manually. The application can be shut down manually by removing the battery and any external supplies, or by providing a suicide button that will bring PWR_ON low when pressed.




Figure 18. Hard Reset Timing

Power-Up Sequencing

Figure 19 shows the actual power-up sequencing of the LTC3577-3/LTC3577-4. Buck1, Buck2 and LDO2 are all initially disabled (OV). Once the pushbutton has been applied (ON low) for 50ms PBSTAT goes low and LDO2 is enabled. Once enabled, LDO2 slews up and enters regulation. The actual slew rate is controlled by the soft-start function of LD02 which ramps the LD0 reference up over a 200µs period typically. After a 14ms delay from LDO2 being enabled. Buck1 is enabled and slews up into regulation. When Buck1 is within about 8% of final regulation, Buck2 is enabled and slews up into regulation. The bucks also have a soft-start function to limit inrush current at startup. 230ms after Buck2 is within 8% of final regulation, the PGOOD output will go high impedance (not shown in Figure 19). The regulators in Figure 19 are slewing up with nominal output capacitors and no load. Adding a load or increasing output capacitance on any of the outputs will reduce the slew rate and lengthen the time it takes the regulator to get into regulation.




Figure 19. Power-Up Sequencing

LAYOUT AND THERMAL CONSIDERATIONS

Printed Circuit Board Power Dissipation

In order to be able to deliver maximum charge current under all conditions, it is critical that the exposed ground pad on the backside of the LTC3577-3/LTC3577-4 package be soldered to a ground plane on the board. Correctly soldered to 2500mm² ground plane on a double-sided 1oz copper board the LTC3577-3/LTC3577-4 have a thermal resistance (θ_{JA}) of approximately 45°C/W. Failure to make good thermal contact between the Exposed Pad on the backside of the package and a adequately sized ground plane will result in thermal resistances far greater than 45°C/W.

The conditions that cause the LTC3577-3/LTC3577-4 to reduce charge current due to the thermal protection feedback can be approximated by considering the power dissipated in the part. For high charge currents with a wall adapter applied to V_{OUT}, the LTC3577-3/LTC3577-4 power dissipation is approximately:

$$P_D = (V_{OLIT} - BAT) \cdot I_{BAT} + P_{DRFGS}$$

where P_D is the total power dissipated, V_{OUT} is the supply voltage, BAT is the battery voltage and I_{BAT} is the battery charge current. P_{DREGS} is the sum of power dissipated on-chip by the step-down switching, LDO and LED boost regulators.

The power dissipated by a step-down switching regulator can be estimated as follows:

$$P_{D(SWx)} = (OUTx \bullet I_{OUTx}) \bullet \frac{100 - Eff}{100}$$

where OUTx is the programmed output voltage, I_{OUTx} is the load current and Eff is the % efficiency which can be measured or looked up on an efficiency table for the programmed output voltage.

The power dissipated on chip by a LDO regulator can be estimated as follows:

$$P_{DLDOx} = (V_{INLDOx} - LDOx) \cdot I_{LDOx}$$

where LDOx is the programmed output voltage, VI_{NLDOx} is the LDO supply voltage and I_{LDOx} is the LDO output load current. Note that if the LDO supply is connected to one of the buck output, then its supply current must be added to the buck regulator load current for calculating the buck power loss.

The power dissipated by the LED boost regulator can be estimated as follows:

$$P_{DLED} = I_{LED} \bullet 0.3V + R_{NSWON} \bullet \left(I_{LED} \bullet \frac{BOOST}{V_{OUT} - 1}\right)^{2}$$

where BOOST is the output voltage driving the top of the LED string, R_{NSWON} is the on-resistance of the SW N-FET (typically $330m\Omega$), I_{LED} is the LED programmed current sink.

Thus the power dissipated by all regulators is:

approximate ambient temperature at which the thermal feedback begins to protect the IC is:

$$T_A = 110^{\circ}C - P_D \bullet \theta_{JA}$$

Example: Consider the LTC3577-3/LTC3577-4 operating from a wall adapter with 5V (V_{OUT}) providing 1A (I_{BAT}) to charge a Li-lon battery at 3.3V (BAT). Also assume P_{DREGS} = 0.3W, so the total power dissipation is:

$$P_D = (5V - 3.3V) \cdot 1A + 0.3W = 2W$$

The ambient temperature above which the LTC3577-3/LTC3577-4 will begin to reduce the 1A charge current, is approximately

$$T_A = 110^{\circ}C - 2W \cdot 45^{\circ}C/W = 20^{\circ}C$$

LINEAR

The LTC3577-3/LTC3577-4 can be used above 20°C, but the charge current will be reduced below 1A. The charge current at a given ambient temperature can be approximated by:

$$P_{D} = \frac{110^{\circ}C - T_{A}}{\theta_{\text{JA}}} = (V_{\text{OUT}} - \text{BAT}) \bullet I_{\text{BAT}} + P_{D(\text{REGS})}$$

Thus:

$$I_{BAT} = \frac{\frac{\left(110^{\circ}C - T_{A}\right)}{\theta_{JA} - P_{D(REGS)}}}{V_{OUT} - BAT}$$

Consider the above example with an ambient temperature of 55°C. The charge current will be reduced to approximately:

$$I_{BAT} = \frac{\frac{110^{\circ}C - 55^{\circ}C}{45^{\circ}C/W} - 0.3W}{5V - 3.3V}$$

$$I_{BAT} = \frac{1.22 - 0.3W}{1.7V} = 542mA$$


Printed Circuit Board Layout

When laying out the printed circuit board, the following list should be followed to ensure proper operation of the LTC3577-3/LTC3577-4:


- The Exposed Pad of the package (Pin 45) should connect directly to a large ground plane to minimize thermal and electrical impedance.
- 2. The step-down switching regulator input supply pins (V_{IN12} and V_{IN3}) and their respective decoupling capacitors should be kept as short as possible. The GND side of these capacitors should connect directly to the ground plane of the part. These capacitors provide the AC current to the internal power MOSFETs and their drivers. It's important to minimizing inductance from these capacitors to the pins of the LTC3577-3/LTC3577-4. Connect V_{IN12} and V_{IN3} to V_{OUT} through a short low impedance trace.

- 3. The switching power traces connecting SW1, SW2, and SW3 to their respective inductors should be minimized to reduce radiated EMI and parasitic coupling. Due to the large voltage swing of the switching nodes, sensitive nodes such as the feedback nodes (FBx, LD0x_FB and LED_OV) should be kept far away or shielded from the switching nodes or poor performance could result.
- 4. Connections between the step-down switching regulator inductors and their respective output capacitors should be kept as short as possible. The GND side of the output capacitors should connect directly to the thermal ground plane of the part.
- 5. Keep the buck feedback pin traces (FB1, FB2, and FB3) as short as possible. Minimize any parasitic capacitance between the feedback traces and any switching node (i.e. SW1, SW2, SW3, and logic signals). If necessary shield the feedback nodes with a GND trace.
- Connections between the LTC3577-3/LTC3577-4 power path pins (V_{BUS} and V_{OUT}) and their respective decoupling capacitors should be kept as short as possible. The GND side of these capacitors should connect directly to the ground plane of the part.
- 7. The boost converter switching power trace connecting SW to the inductor should be minimized to reduce radiated EMI and parasitic coupling. Due to the large voltage swing of the SW node, sensitive nodes such as the feedback nodes (FBx, LD0x_FB and LED_0V) should be kept far away or shielded from this switching node or poor performance could result.

TYPICAL APPLICATIONS



TYPICAL APPLICATIONS








PACKAGE DESCRIPTION

UFF Package Variation: UFF44MA 44-Lead Plastic QFN (4mm × 7mm)

(Reference LTC DWG # 05-08-1762 Rev A)







NOTE:

- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

LINEAR TECHNOLOGY

REVISION HISTORY (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	Nov 09	Changes to Features	1
		Change to Absolute Maximum Ratings	3
		Add Note 16	10
		Text Changes to Pin Functions	18
С	09/15	Updated LED Driver Efficiency graph	1



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
LTC3455	Dual DC/DC Converter with USB Power Manager and Li-Ion Battery Charger	Seamless Transition Between Input Power Sources: Li-Ion Battery, USB and 5V Wall Adapter. Two High Efficiency DC/DC Converters: Up to 96%. Full Featured Li-Ion Battery Charger with Accurate USB Current Limiting (500mA/100mA). Pin Selectable Burst Mode Operation. Hot Swap™ Output for SDIO and Memory Cards. 24-Lead 4mm × 4mm QFN Package	
LTC3456	2-Cell, Multi-Output DC/DC Converter with USB Power Manager	Seamless Transition Between 2-Cell Battery, USB and AC Wall Adapter Input Power Sources. Main Output: Fixed 3.3V Output, Core Output: Adjustable from 0.8V to V _{BATT(MIN)} . Hot Swap Output for Memory Cards. Power Supply Sequencing: Main and Hot Swap Accurate USB Current Limiting. High Frequency Operation: 1MHz. High Efficiency: Up to 92%. 24-Lead 4mm × 4mm QFN Package	
LTC3555	I ² C Controlled High Efficiency USB Power Manager Plus Triple Step-Down DC/DC	Maximizes Available Power from USB Port, Bat-Track, Instant-On Operation, 1.5A Max Charge Current, $180m\Omega$ Ideal Diode with $<50m\Omega$ Option, $3.3V/25mA$ Always-On LDO, Three Synchronous Buck Regulators, One 1A Buck-Boost Regulator, $4mm \times 5mm$ QFN28 Package	
LTC3556	High Efficiency USB Power Manager Plus Dual Buck Plus Buck-Boost DC/DC	Maximizes Available Power from USB Port, Bat-Track, Instant-On Operation, 1.5A Max Charge Current, 180m Ω Ideal Diode with <50m Ω Option, 3.3V/25mA Always-On LDO, Two 400mA Synchronous Buck Regulators, One 1A Buck-Boost Regulator, 4mm \times 5mm QFN28 Package	
LTC3557/ LTC3557-1	USB Power Manager with Li-Ion/Polymer Charger and Triple Synchronous Buck Converter	Complete Multifunction ASSP: Linear Power Manager and Three Buck Regulaters Charge Current Programmable up to 1.5A from Wall Adapter Input, Thermal Regulation Synchronous Buck Efficiency: >95%, ADJ Outputs: 0.8V to 3.6V at 400mA/400mA/600mA Bat-Track Adaptive Output Control, 200m Ideal Diode, 4mm × 4mm QFN28 Package, "-1" Version Has 4.1V Float Voltage.	
LTC3566	Switching USB Power Manager with Li-lon/Polymer Charger, 1A Buck-Boost Converter Plus LDO	Multifunction PMIC: Switchmode Power Manager and 1A Buck-Boost Regulator + LDO, Charge Current Programmable Up to 1.5A from Wall Adapter Input, Thermal Regulation Synchronous Buck-Boost Converters Efficiency: >95%, ADJ Output: Down to 0.8V at 1A, Bat-Track Adaptive Output Control, 180mΩ Ideal Diode, 4mm × 4mm QFN24 Package	
LTC3567	Switching USB Power Manager with Li-Ion/Polymer Charger, 1A Buck-Boost Converter Plus LDO, I ² C Interface	Multifunction PMIC: Switchmode Power Manager and 1A Buck-Boost + LDO, I ² C Interface Charge Current Programmable Up to 1.5A from Wall Adapter Input, Thermal Regulation Synchronous Buck-Boost Converters Efficiency: >95%, ADJ Output: Down to 0.8V at 1A, Bat-Track Adaptive Output Control, 180mΩ Ideal Diode, 4mm × 4mm QFN24 Package	
LTC3577/ LTC3577-1	Highly Integrated Protable/Navigation PMIC	Complete Multifunction PMIC: Linear Power Manager and Three Buck Regulators, Charge Current Programmable Up to 1.5A from Wall Adapter Input, Thermal Regulation, Synchronous Buck Converters Efficiency: >95%, ADJ Outputs: 0.8V to 3.6V at 800mA/500mA/500mA, Pushbutton Control, I ² C Interface, 2× 150mA LDOs, Overvoltage Protection Bat-Track Adaptive Output Control, 200mΩ Ideal Diode, 4mm × 7mm QFN44 Package, "-1" Version Has 4.1V Float Voltage.	
LTC4085/ LTC4085-1	USB Power Manager with Ideal Diode Controller and Li-Ion Charger	Charges Single Cell Li-Ion Batteries Directly from a USB Port, Thermal Regulation, 200m Ideal Diode with <50m Option, 4mm × 3mm DFN14 Package, "-1" Version Has 4.1V Float Voltage.	
LTC4088	High Efficiency USB Power Manager and Battery Charger		
LTC4088-1	High Efficiency USB Power Manager and Battery Charger with Regulated Output Voltage	· ·	
LTC4088-2	High Efficiency USB Power Manager and Battery Charger with Regulated Output Voltage	Maximizes Available Power from USB Port, Bat-Track, Instant-On Operation, 1.5A Max Charge Current, 180m Ω Ideal Diode with <50m Ω Option, Automatic Charge Current Reduction Maintains 3.6V Minimum V _{OUT} , 3mm × 4mm DFN14 Package	
LTC4098	USB-Compatible Switchmode Power Manager with OVP	High V _{IN} : 38V Operating, 60V Transient; 66V OVP. Maximizes Available Power from USB Port, Bat-Track, Instant-On Operation, 1.5A Max Charge Current from Wall, 600mA Charge Current from USB, 180m Ω Ideal Diode with <50m Ω Option; 3mm × 4mm Ultrathin QFN20 Package	