

Sample &

Buy





SCLS713A - MARCH 2009 - REVISED JULY 2015

TLC59212 8-Bit Open-Collector Sink Driver with Latch

Technical

Documents

1 Features

- LBC3S (Lin BiCMOS) Process
- High Voltage Output (V_{OUT} = 24 V)
- Output Current (I_{OL} Maximum = 40 mA)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds JESD 22
 - 2000-V Human Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged Device Model (C101)

2 Applications

- Lamps and Displays (LED)
- Hammers
- Relay

3 Description

Tools &

Software

The TLC59212 device is an 8-bit open-collector driver with latch designed for 5-V V_{CC} operation.

Support &

Community

2.2

These circuits are positive-edge-triggered D-type flipflops with a direct clear (CLR) input. Information at the data (D) input meeting the setup time requirements is transferred to the \overline{Y} output on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D-input has no effect at the output.

The TLC59212 is characterized for operation from -40° C to 85° C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TI 050212	PDIP (20)	24.33 mm × 6.35 mm			
TLC59212	TSSOP (20)	6.50 mm × 4.40 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Diagram

Features 1

Applications 1

Description 1

Revision History..... 2

Pin Configuration and Functions 3

Specifications...... 4

Absolute Maximum Ratings 4

ESD Ratings 4

Recommended Operating Conditions 4

Thermal Information 4

6.6 Timing Requirements 5

6.7 Switching Characteristics 5

Parameter Measurement Information7

1

2

3

4

5

6

7

8

6.1

6.2

6.3

6.4

6.5

Table of Contents

	8.2	Functional Block Diagram	<mark>8</mark>
	8.3	Feature Description	<mark>8</mark>
	8.4	Device Functional Modes	8
9	Арр	lication and Implementation	9
	9.1	Application Information	9
	9.2	Typical Application	9
10	Pow	ver Supply Recommendations	10
11	Lay	out	11
	11.1	Layout Guidelines	11
		Layout Example	
12	Dev	ice and Documentation Support	12
	12.1	Community Resources	12
	12.2	Trademarks	12
	12.3	Electrostatic Discharge Caution	12
	12.4	Glossary	12
13		hanical, Packaging, and Orderable	
	Info	mation	12

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2009) to Revision A

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. 1

EXAS ISTRUMENTS

www.ti.com

Page



5 Pin Configuration and Functions

N or PW Package 20-Pin PDIP or TSSOP Top View						
	1	U	20	Vcc		
D1 [2		19] <u>71</u>		
D2 [3		18] <u>72</u>		
D3 [4		17	<u>] 73</u>		
D4 🗌	5		16] <u>Y4</u>		
D5 🗌	6		15] <u>Y5</u>		
D6 🗌	7		14	<u> </u>		
D7 [8		13] <u>7</u> 7		
D8 🗌	9		12] <u>78</u>		
CLK [10		11	GND		

Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
CLR	1	I	Direct clear of output		
D1	2	I	Input control to the current sink driver		
D2	3	I	Input control to the current sink driver		
D3	4	Ι	Input control to the current sink driver		
D4	5	I	Input control to the current sink driver		
D5	6	I	Input control to the current sink driver		
D6	7	I	Input control to the current sink driver		
D7	8	I	Input control to the current sink driver		
D8	9	Ι	Input control to the current sink driver		
CLK	10	I	Clock to positive edge triggered D flipflops		
GND	11	_	Ground		
<u>Y8</u>	12	0	Output to load		
<u>Y7</u>	13	0	Output to load		
<u>Y6</u>	14	0	Output to load		
<u>Y5</u>	15	0	Output to load		
<u>¥4</u>	16	0	Output to load		
<u>Y3</u>	17	0	Output to load		
<u>Y2</u>	18	0	Output to load		
<u>Y1</u>	19	0	Output to load		
V _{cc}	20	I	Supply voltage		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
D	Input voltage	D, CLK, CLR	-0.5	7	V
Vo	Output voltage	H output	-0.5	30	V
Io	Output current	1 bit for output low		40	mA
I _{IK}	Input clamp current	V ₁ < 0 V		-20	mA
T _A	Operating free-air temperature		-40	85	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 V_{CC} = 4.5 V to 5.5 V. Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	5.5	V
V _{IH}	High-level input voltage	V _{CC} × 0.7	V _{CC}	V
V _{IL}	Low-level input voltage	0	$V_{CC} \times 0.3$	V
Vo	Output voltage	0	24	V
Io	Output current, Duty cycle < 100%	0	40	mA
T _A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

		TLC5		
	THERMAL METRIC ⁽¹⁾	N (PDIP)	PW (TSSOP)	UNIT
		20 PINS	20 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	55.8	96.0	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	47.4	29.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36.8	47.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	24.3	1.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	36.6	46.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	—	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT
V _{t+}	Positive-going input threshold	D, CLR, CLK				3.5	V
V _{t-}	Negative-going input threshold	D, CLR, CLK		1.5			V
Vt	Hysteresis	D, CLR, CLK		0.5		2	V
V _{O(off)}	Output tr sustain voltage	I _{ce} = 1 mA		24			V
I _{OZ}	Output tr leakage current	V _O = 24 V			0	5	μA
IIH	High-level input current	V _{CC} = 5.5 V, V _I = 5.5 V			0	1	μA
IIL	Low-level input current	$V_{CC} = 5.5 V, V_{I} = 0 V$			0	-1	μA
l _{off}	Leakage current	$V_{I} = 0$ to 5 V, $V_{O} = 0$ to 30 V,	$V_{\rm CC} = 0$		0	5	μA
	Cumply current	$V_1 = 0$ to 5 V, $V_0 = 0$ to 30 V,	Output = all OFF		0	5	۵
I _{CC}	Supply current	$V_{CC} = 0$	Output = all ON		8 20	μA	
V _{OL}	Low-level output voltage	$V_{CC} = 4.5 \text{ V}, \text{ I}_{O} = 40 \text{ mA}$			0.32	0.55	V
r _{ON}	ON-state resistance	V _{CC} = 4.5 V, I _O = 10 mA			8	13	Ω
Ci	Input capacitance	$V_{I} = V_{CC}$ or GND			5		pF

6.6 Timing Requirements

over T_{A} = –40°C to 85°C, V_{CC} = 4.5 V to 5.5 V, O/C to Y (unless otherwise noted)

				MIN	MAX	UNIT
t _{su}	Setup time	CLK	$V_{DD} = 4.5 V$ to 5.5 V	5		ns
t _h	Hold time	CLK	$V_{DD} = 4.5 V$ to 5.5 V	15		ns
tw	Pulse width	CLK, CLR	$V_{DD} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	20		ns

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted), see Figure 2

PARAMETER	TEST	LOAD	т	_A = 25°C		T _A = -40°C to 8	85°C	UNIT
PARAMETER	CONDITIONS	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t _{TLH}	Output = low to high	$C_L = 50 \text{ pF}, \text{ R}_L = 500 \Omega$		60	185		185	ns
t _{THL}	Output = high to low	$C_L = 50 \text{ pF}, \text{ R}_L = 500 \Omega$		10	185		185	ns
t _{PLH}	Output = low to high	$C_L = 50 \text{ pF}, \text{ R}_L = 500 \Omega$		70	210		250	ns
t _{PHL}	Output = high to low	$C_L = 50 \text{ pF}, \text{ R}_L = 500 \Omega$		45	210		250	ns
t _{PHLR}	CLR-Y	$C_L = 50 \text{ pF}, \text{ R}_L = 500 \Omega$		70	210		250	ns



6.8 Typical Characteristics



Figure 1. Output Voltage and Current Response



7 Parameter Measurement Information





- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, and t_f \leq 3 ns.
- C. The outputs are measured one at a time with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Test Circuit and Voltage Waveforms

TLC59212 SCLS713A – MARCH 2009–REVISED JULY 2015



8 Detailed Description

8.1 Overview

The TLC59212 device is an 8-bit open-collector driver with latch designed for 5-V V_{CC} operation.

8.2 Functional Block Diagram



Figure 3. Logic Symbol

8.3 Feature Description

Each of the 8 channels is controlled by its input (Dn), a direct clear (\overline{CLR}), and clock (CLK) through a positiveedge-triggered D-type flip-flops. Information at the data (D) input meeting the setup time requirements is transferred to the output (Y) on the positive-going edge of the clock (CLK) pulse. When CLK is at either the high or low level, the D-input has no effect at the output. When \overline{CLR} is at low level, the D-input has no effect at the output.

8.4 Device Functional Modes

Table 1 lists the functional modes of the TLC59212.

	INPUTS				
CLR	CLK	D	Y		
L	Х	Х	H*		
Н	↑ (L	H*		
Н	↑ (Н	L		
Н	L	Х	Y ₀		
Н	Ļ	Х	Y ₀		

Table 1. Function Table (Each Latch)⁽¹⁾

(1) L: Low-level

H: High-level H*: with pullup resistor

X: Irrelevant

↑: Rising edge

↓: Falling edge

Ž : High-impedance (OFF)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

In LED display application, TLC59212 is used to drive the current sink for 8 LEDs in parallel. LED display pattern can be created by providing different bit pattern. At every positive clock edge, new bit pattern will be transferred to LED display.

9.2 Typical Application



Figure 4. Typical Application Diagram

9.2.1 Design Requirements

For LED display application, LED is selected based on the application. The current level is determined by the required brightness. Given the available LED supply, the resistor value could be determined. The TCL59212 has a maximum current requirement less than 40mA for constant on application.

9.2.2 Detailed Design Procedure

The selection of supply voltage (VLED), LED, and resistor sets the current of the LED.

$$VR + VL + VOL = VLED$$
(1)
I = (VLED - VL - VOL) /R (2)

VR is the voltage drop across the resistor, VL is the voltage drop across the LED when LED is on, VOL is the output voltage at the collector when the driver is enabled. For example, when VLED = 5 V, VL = 2.4 V, and VOL = 0.35 V, a 55- Ω resistor is used to obtain output current 40 mA.



Typical Application (continued)

9.2.3 Application Curve



Figure 5. Output Voltage and Current Response

10 Power Supply Recommendations

The supply voltage to TLC59212 is from 4.5 V to 5.5 V. The voltage at output can be up to 24 V.



11 Layout

11.1 Layout Guidelines

The traces that carry current from the LED cathodes to the output pins must be wide enough to support the current (up to 40 mA).

11.2 Layout Example



◯ VIA to GND

Figure 6. Layout Recommendation



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC59212IPWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y59212	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59212IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59212IPWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated