

## Dual N-Channel Enhancement Mode Power MOSFET

### Description

The G05N06S2 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge. It can be used in a wide variety of applications.


AEC-Q101 Qualified

### General Features


- $V_{DS}$  60V
- $I_D$  (at  $V_{GS} = 10V$ ) 5A
- $R_{DS(ON)}$  (at  $V_{GS} = 10V$ ) < 35mΩ
- $R_{DS(ON)}$  (at  $V_{GS} = 4.5V$ ) < 40mΩ
- 100% Avalanche Tested
- RoHS Compliant

### Application

- Power switch
- DC/DC converters



Schematic diagram



pin assignment



SOP-8

### Ordering Information

Device	Package	Marking	Packaging
G05N06S2	SOP-8 Dual	05N06	4000pcs/Tube

### Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Continuous Drain Current	$I_D$	5	A
Pulsed Drain Current (note1)	$I_{DM}$	20	A
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Power Dissipation	$P_D$	3.1	W
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 To 150	°C

### Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	$R_{thJA}$	40.3	°C/W



**Specifications**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
<b>Static Parameters</b>						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	60	--	--	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$	--	--	1	$\mu\text{A}$
Gate-Source Leakage	$I_{\text{GSS}}$	$V_{\text{GS}} = \pm 20\text{V}$	--	--	$\pm 100$	nA
Gate-Source Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1	1.6	2.5	V
Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 5\text{A}$	--	28	35	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 5\text{A}$	--	31	40	
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{GS}} = 5\text{V}, I_D = 5\text{A}$	--	16	--	S
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 30\text{V}, f = 1.0\text{MHz}$	--	1374	--	$\text{pF}$
Output Capacitance	$C_{\text{oss}}$		--	56	--	
Reverse Transfer Capacitance	$C_{\text{rss}}$		--	50	--	
Total Gate Charge	$Q_g$	$V_{\text{DD}} = 30\text{V}, I_D = 5\text{A}, V_{\text{GS}} = 10\text{V}$	--	26	--	$\text{nC}$
Gate-Source Charge	$Q_{\text{gs}}$		--	5.4	--	
Gate-Drain Charge	$Q_{\text{gd}}$		--	6.5	--	
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 30\text{V}, I_D = 5\text{A}, R_G = 3\Omega$	--	20	--	$\text{ns}$
Turn-on Rise Time	$t_r$		--	10	--	
Turn-off Delay Time	$t_{\text{d}(\text{off})}$		--	29	--	
Turn-off Fall Time	$t_f$		--	21	--	
<b>Drain-Source Body Diode Characteristics</b>						
Continuous Body Diode Current	$I_S$	$T_C = 25^\circ\text{C}$	--	--	5	A
Body Diode Voltage	$V_{\text{SD}}$	$T_J = 25^\circ\text{C}, I_{\text{SD}} = 5\text{A}, V_{\text{GS}} = 0\text{V}$	--	--	1.2	V
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_F = 5\text{A}, V_{\text{GS}} = 0\text{V}$ $dI/dt = 500\text{A/us}$	--	11.7	--	$\text{nC}$
Reverse Recovery Time	$T_{\text{rr}}$		--	23	--	ns



**Notes**

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. Identical low side and high side switch with identical  $R_G$



Gate Charge Test Circuit



Switch Time Test Circuit




EAS Test Circuit




**Typical Characteristics**  $T_J = 25^\circ\text{C}$ , unless otherwise noted


**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Drain Source On Resistance**




**Figure 4. Gate Charge**



**Figure 5. Capacitance**




**Figure 6. Source-Drain Diode Forward**




**Typical Characteristics**  $T_J = 25^\circ\text{C}$ , unless otherwise noted


**Figure 7. Drain-Source On-Resistance**




**Figure 8. Safe Operation Area**



**Figure 9. Normalized Maximum Transient Thermal Impedance**



**SOP-8 Dual Package Information**

Symbol	Dimensions in Millimeters		
	MIN.	NOM.	MAX.
A	5.800	6.000	6.200
A1	4.800	4.900	5.000
B	1.270BSC		
B1	0.35^8x	0.40^8x	0.45^8x
C	3.780	3.880	3.980
C1	--	0.203	0.253
D	0.050	0.150	0.250
D1	1.350	1.450	1.550
D2	1.500	1.600	1.700
D2	1.500	1.600	1.700
E	1.060REF		
E1	0.400	0.700	0.100
F	0.250BSC		
F1	2°	4°	6°