Memory FRAM

8 M (512 K × 16) Bit

MB85R8M2T

■ DESCRIPTIONS

The MB85R8M2T is an FRAM (Ferroelectric Random Access Memory) chip consisting of 524,288 words × 16 bits of nonvolatile memory cells fabricated using ferroelectric process and silicon gate CMOS process technologies.

The MB85R8M2T is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R8M2T can be used for 10¹³ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E2PROM. The MB85R8M2T uses a pseudo-SRAM interface.

■ FEATURES

• Bit configuration : $524,288 \text{ words} \times 16 \text{ bits}$ • Read/write endurance : $10^{13} \text{ times} / 16 \text{ bits}$

• Data retention : 10 years (+ 85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)

• Operating power supply voltage : 1.8 V to 3.6 V

• Low power operation : Operating power supply current 20 mA (Max)

Standby current 300 µA (Max) Sleep current 40 µA (Max)


• Operation ambient temperature range : -40 °C to +85 °C

• Package : 48-pin plastic FBGA (BGA-48P-M24)

RoHS compliant



■ PIN ASSIGNMENTS




■ PIN DESCRIPTIONS

Pin Number	Pin Name	Functional Description
A3,A4,A5,B3,B4,C3,	A0 to A18	Address Input pins
C4,D4,H2,H3,H4,H5,		Select 524,288 words in FRAM memory array by 19 Address
G3,G4,F3,F4,E4,D3,		Input pins. When these address inputs are changed during /CE
H1		equals to "L" level, reading operation of data selected in the
		address after transition will start.
B6,C5,C6,D5,E5,F5,	I/O0 to I/O15	Data Input/Output pins
F6,G6,B1,C1,C2,D2		These are 16 bits bidirectional pins for reading and writing.
E2,F2,F1,G1		
B5	/CE	Chip Enable Input pin
		In case the /CE equals to "L" level and /ZZ equals to "H" level,
		device is activated and enables to start memory access.
		In writing operation, input data from I/O pins are latched at the
		rising edge of /CE and written to FRAM memory array.
G5	/WE	Write Enable Input pin
		Writing operation starts at the falling edge of /WE.
		Input data from I/O pins are latched at the rising edge of /WE
		and written to FRAM memory array.
A2	/OE	Output Enable Input pin
		When the /OE is "L" level, valid data are output to data bus.
		When the /OE is "H" level, all I/O pins become high
		impedance (High-Z) state.
A6	/ZZ	Sleep Mode Input pin
		When the /ZZ becomes to "L" level, device transits to the Sleep
		Mode.
		During reading and writing operation, /ZZ pin shall be hold
		"H" level.
A1,B2	/LB, /UB	Lower/Upper byte Control Input pins
		In case /LB or /UB equals to "L" level, it enables
		reading/writing operation of I/O0 to I/O7 or I/O8 to I/O15
		respectively. In case /LB and /UB equal to "H" level, all I/O
		pins become High-Z state.
D6,E1	VDD	Supply Voltage pins
		Connect all two pins to the power supply.
D1,E6	VSS	Ground pins
		Connect all two pins to ground.

Note: Please refer to the timing diagram for functional description of each pin.

■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

Operation Mode	/CE	/WE	/OE	A0 to A17	/ZZ
Sleep	×	×	×	×	L
Standby	Н	×	×	×	Н
Read	\downarrow	Н	L	H or L	Н
Address Access Read	L	Н	L	↑ or ↓	Н
Write(/CE Control)*1	\downarrow	L	×	H or L	Н
Write(/WE Control)*1*2	L	\downarrow	×	H or L	Н
Address Access Write*1*3	L	\downarrow	×	↑ or ↓	Н
Pre-charge	1	×	×	×	Н


Note: H= "H" level, L= "L" level, \uparrow = Rising edge, \downarrow = Falling edge, \times = H, L, \downarrow or \uparrow

^{*1:} In writing cycle, input data is latched at early rising edge of /CE or /WE.

^{*2:} In writing sequence of /WE control, there exists time with data output of reading cycle at the falling edge of /CE.

^{*3:} In writing sequence of Address Access Write, there exists time with data output of reading cycle at the address transition.

■ State Transition Diagram



■ FUNCTIONAL TRUTH TABLE OF BYTE CONTROL

Operation Mode	/WE	/OE	/LB	/UB	I/O0 to I/O7	I/O8 to I/O15
Read(Without Output)	Н	Н	×	×	Hi-Z	Hi-Z
Read(Williout Output)	Н	×	Н	Н	Hi-Z	Hi-Z
Read(I/O8 to I/O15)			Н	L	Hi-Z	Output
Read(I/O0 to I/O7)	Н	L	L	Н	Output	Hi-Z
Read(I/O0 to I/O15)			L	L	Output	Output
Write(I/O8 to I/O15)			Н	L	×	Input
Write(I/O0 to I/O7)	1 ↑	×	L	Н	Input	×
Write(I/O0 to I/O15)			L	L	Input	Input

Note: H= "H" level, L= "L" level, \uparrow = Rising edge, \downarrow = Falling edge, \times = H, L, \downarrow or \uparrow Hi-Z= High Impedance

In case the byte reading or writing are not selected, /LB and /UB pins shall be connected to GND pin. In case the byte writing, while /CE=L, please don't switch /LB and /UB.

■ ABABSOLUTE MAXIMUM RATINGS

Doromotor	Cymbol	Rat	Unit	
Parameter	Symbol	Min	Max	Unit
Power Supply Voltage*	$V_{ m DD}$	- 0.5	+ 4.0	V
Input Pin Voltage*	V _{IN}	- 0.5	$V_{DD} + 0.5 \ (\leq 4.0)$	V
Output Pin Voltage*	V_{OUT}	- 0.5	$V_{DD} + 0.5 \ (\leq 4.0)$	V
Operation Ambient Temperature	T_{A}	-40	+ 85	°C
Storage Temperature	Tstg	- 55	+ 125	°C

^{* :} All voltages are referenced to VSS (ground 0 V).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Doromotor	Cumbal	Heit				
Parameter	Symbol	Min	Тур	Max	Unit	
Power Supply Voltage*1	$ m V_{DD}$	1.8	3.3	3.6	V	
Operation Ambient Temperature*2	T_{A}	-40	_	+ 85	°C	

^{*1:} All voltages are referenced to VSS (ground 0 V).

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

D				Value			
Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Input Leakage Current	$ I_{LI} $	$V_{IN} = 0V$ to V_{DD}	_	_	5	μΑ	
Output Leakage Current	I _{LO}	$V_{OUT} = 0V$ to V_{DD} /CE = V_{IH} or /OE = V_{IH}	_	_	5	μΑ	
Operating Power Supply Current*1	I_{DD}	$/CE = 0.2 \text{ V}, I_{out} = 0 \text{ mA}$	_	15	20	mA	
Standby Current	I_{SB}	$ /ZZ \ge V_{DD} - 0.2V /CE, /WE, /OE \ge V_{DD} - 0.2V /LB, /UB \ge V_{DD} - 0.2V Others \ge V_{DD} - 0.2V or \le 0.2V $	_	60	300	μΑ	
Sleep Current	I _{ZZ}	$\begin{tabular}{ll} $/ZZ = V_{SS}$ \\ $/CE, /WE, /OE \ge V_{DD} - 0.2V$ \\ $/LB, /UB \ge V_{DD} - 0.2V$ \\ $Others \ge V_{DD} - 0.2V$ or $\le 0.2V$ \\ \end{tabular}$	_	10	40	μΑ	
High Level Input Voltage	$V_{ m IH}$	$V_{DD} = 1.8V \text{ to } 3.6V$	$V_{DD} \times 0.8$	_	$V_{DD} + 0.3$	V	
Low Level Input Voltage	$V_{\rm IL}$	$V_{DD} = 1.8V \text{ to } 3.6V$	- 0.3	_	$V_{DD} \times 0.17$	V	
High Level	V_{OH1}	$V_{DD} = 2.7V \text{ to } 3.6V$ $I_{OH} = -1.0\text{mA}$	$V_{DD} \times 0.8$	_	_	V	
Output Voltage	V_{OH2}	$V_{DD} = 1.8V \text{ to } 2.7V$ $I_{OH} = -100\mu\text{A}$	$V_{DD} = 0.2$	_	_	v	
Low Level Output	V_{OL1}	$V_{DD} = 2.7V$ to 3.6V $I_{OL} = 2.0$ mA	_	_	0.4	V	
Voltage	V_{OL2}	$V_{DD} = 1.8V \text{ to } 2.7V$ $I_{OL} = 150 \mu A$	_	_	0.2	v	

^{*1:} During the measurement of I_{DD}, all Address and I/O were taken to only change once per active cycle. Iout: output current

2. AC Characteristics

AC Test Conditions

Power Supply Voltage : 1.8 V to 3.6 VOperation Ambient Temperature $: -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$

(1) Read Cycle

		Va	alue	Valu	е	
Parameter	Symbol	(V _{DD} =1.8	V to 2.7V)	(V _{DD} =2.7V t	o 3.6V)	Unit
		Min	Max	Min	Max	
Read Cycle time	$t_{ m RC}$	185	_	150	_	ns
/CE Access Time	t_{CE}		95		75	ns
Address Access Time	t_{AA}		185		150	ns
/CE Output Data Hold time	t _{OH}	0	_	0	_	ns
Address Access Output Data Hold	t _{OAH}	20	_	20	_	ns
time						
/CE Active Time	t_{CA}	95	_	75	_	ns
Pre-charge Time	t_{PC}	90	_	75	_	ns
/LB, /UB Access Time	t_{BA}		35		20	ns
Address Setup Time	t_{AS}	5	_	5	_	ns
Address Hold Time	t _{AH}	95	_	75	_	ns
/CE↑ to Address Transition time*1	tcah	5	_	5	_	ns
/OE Access Time	t _{OE}	_	35	_	20	ns
/CE Output Floating Time*1	t _{HZ}	_	10	_	10	ns
/OE Output Floating Time	t _{OHZ}	_	10		10	ns
/LB, /UB Output Floating Time	t _{BHZ}	_	10	_	10	ns
Address Transition Time*1	t_{AX}	_	15	_	15	ns

^{*1:} Same parameters with the Write cycle.

(2) Write Cycle

Parameter	Symbol		lue √ to 2.7V)		lue √ to 3.6V)	Unit
	,	Min	Max	Min	Max	1
Write Cycle Time	$t_{ m WC}$	185	_	150	_	ns
/CE Active Time	t_{CA}	95	_	75	_	ns
/CE↓ to /WE↑ Time	t_{CW}	95	-	75	_	ns
Pre-charge Time	t_{PC}	90	-	75	_	ns
Write Pulse Width	t_{WP}	20	_	20	_	ns
Address Setup Time	t _{AS}	5	_	5	_	ns
Address Hold Time	t _{AH}	95	_	75	_	ns
/CE↑ to Address Transition time	t _{CAH}	5	_	5	_	ns
/WE↓ to /CE↑ Time	t _{WLC}	20	_	20	_	ns
Address Transition to /WE↑ Time	$t_{ m AWH}$	185	-	150	_	ns
/WE↑ to Address Transition Time	$t_{ m WHA}$	0	-	0	_	ns
/LB, /UB Setup Time	$t_{ m BS}$	2	_	2	_	ns
/LB, /UB Hold Time	$t_{ m BH}$	0	-	0	_	ns
Data Setup Time	t_{DS}	10	-	10	_	ns
Data Hold Time	t_{DH}	0	-	0	_	ns
/WE Output Floating Time	t_{WZ}		10		10	ns
/WE Output Access Time*1	t_{WX}	10		10		ns
Write Setup Time*1	t _{WS}	0		0		ns
Write Hold Time*1	$t_{ m WH}$	0	_	0		ns

^{*1:} Writing operation applies "Write Cycle Timing 1" or "Write Cycle Timing 2" by the relation of /CE and /WE timing. The values of t_{WX}, t_{WS} and t_{WH} are defined by these operations. The conditions of t_{WS} and t_{WH} are not checked at shipping test.


(3) Power ON/OFF Sequence and Sleep Mode Cycle

Dovementor	Cymphol	Va	I I mid	
Parameter	Symbol	Min	Max	Unit
/CE level hold time for Power ON	t _{PU}	450	_	μs
/CE level hold time for Power OFF	t _{PD}	85		ns
Power supply rising time	$t_{ m VR}$	50	_	μs/V
Power supply falling time	$t_{ m VF}$	100	_	μs/V
/ZZ active time	t _{ZZL}	1	_	μs
Sleep mode enable time	t _{ZZEN}	_	0	μs
/CE level hold time for Sleep mode release	t _{ZZEX}	450	_	μs

3. Pin Capacitance


Parameter	Symbol	Condition	Value			Unit
raiailletei	Symbol	Condition	Min	Тур	Max	Oille
Input Capacitance	C _{IN}	N -22N	_	_	9	pF
Input/Output Capacitance (I/O pin)	C _{I/O}	$V_{DD} = 3.3 \text{ V},$ $f = 1 \text{ MHz}, T_A = +25 ^{\circ}\text{C}$	_	_	9	pF
/ZZ Pin Input Capacitance	C_{ZZ}	$1-1$ MHz, 1_A-+25 C	_	_	9	pF

■ AC Test Load Circuit




■ TIMING DIAGRAMS


1. Read Cycle Timing 1 (/CE Control)




Read Cycle Timing 2 (Address Access)




3. Write Cycle Timing 1 (/WE Control)




4. Write Cycle Timing 2 (/CE Control)




5. Write Cycle Timing 3 (Address Access and /WE Control)



6. Sleep Mode Timing



■ POWER ON/OFF SEQUENCE



■ FRAM CHARACTERISTICS

Item	Min	Max	Unit	Parameter
Read/Write Endurance*1	10^{13}	_	Times/16 bits	Operation Ambient Temperature $T_A = +85 ^{\circ}\text{C}$
	10	_		Operation Ambient Temperature $T_A = +85 ^{\circ}\text{C}$
Data Retention*2 95 — Years Oper		Operation Ambient Temperature $T_A = +55 ^{\circ}\text{C}$		
	≥ 200	_		Operation Ambient Temperature $T_A = +35$ °C

^{*1:} Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

■ NOTE ON USE


• We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

^{*2:} Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model)		≥ 2000 V
JESD22-A114 compliant		≥ 2000 ¥
ESD MM (Machine Model)		≥ 200 V
JESD22-A115 compliant		≥ 200 V
ESD CDM (Charged Device Model)		
JESD22-C101 compliant		_
Latch-Up (I-test)	MB85R8M2TPBS-M-JAE1	
JESD78 compliant	WID65K6WIZ11 B5-WI-5AE1	_
Latch-Up (V _{supply} overvoltage test)		
JESD78 compliant		_
Latch-Up (Current Method)		
Proprietary method		
Latch-Up (C-V Method)		≥ 200 V
Proprietary method		≥ 200 V


Current method of Latch-Up Resistance Test



Note: The voltage VIN is increased gradually and the current I_{IN} of 300 mA at maximum shall flow. Confirm the latch up does not occur under I_{IN} = ± 300 mA.

In case the specific requirement is specified for I/O and $I_{\rm IN}$ cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec intervals. This switching process is considered as one cycle.

Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


■ ORDERING INFORMATION

Part Number	Package	Shipping form	Minimum shipping quantity
MB85R8M2TPBS-M-JAE1	48-pin plastic FBGA (BGA-48P-M24)	Tray	*

^{*:} Please contact our sales office about minimum shipping quantity.

■ PACKAGE DIMENSIONS





■ MARKING


[MB85R8M2TPBS-M-JAE1]

± MB85R8M2T E1 1700 E00

[BGA-48P-M24]


■ PACKING

- 1. Tray
- 1.1 Tray dimensions




1.2 TRAY Dry Packing Specifications


(1) Pack ICs in the tray




- (2) Stack trays in designated number, put the lid(empty tray), bundle with bands.
 - * Gaps between trays are uniform.
 - * Chamfers direction are the same.
 - * Bands are around cut-out portion of trays.



(3) Put desiccant(with humidity indicator:20g) on the bundled trays, vacuum pack in aluminum laminate bag, then seal and paste label for inner box.




- (4) Put the aluminum laminate in inner-holder, store in inner box.
 - * It is allowed to put inner-holder in inner box then put aluminum laminate in the inner-holder.



(5) Close the lids of the inner box, paste one label for inner box.


Close the inner box with packing tapes on two portions,



(6) Store in outer box


Put outer-holder in outer box, store inner box(es) maximum four.

Outer box is sealed with packing tape (H-paste), paste outer box product indicate on the designated portion.




1.3 Product label indicators


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm x 100mm) Supplemental Label (20mm x 100mm)]



Label II-A: Label on Outer box [D Label] (100mm x 100mm)




Label II-B: Outer boxes product indicate



Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

1.4 Dimensions for container


(1) Dimensions for inner box



L	W	Н
162	360	90

(Dimensions in mm)

(2) Dimensions for outer box



L	W	Н
375	410	225

(Dimensions in mm)

FUITSU SEMICONDUCTOR LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan http://jp.fujitsu.com/fsl/en/

All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in

connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.

Edited: System Memory Company