

### Low dropout voltage regulator



#### **Features**

- Two output voltage versions: 3.3 V, 5.0 V
- Low drop voltage ≤ 300 mV over the full temperature range
- Output current: 30 mA
- Inhibit function
- Low quiescent current
- · Stable with ceramic output capacitor
- Input voltage up to 45 V
- Wide temperature range: T<sub>i</sub> = -40°C to +125°C
- · Output protected against short circuit
- Overtemperature protection
- · Reverse polarity protection
- · Very small and thermally enhanced package
- Green Product (RoHS compliant)

## **Potential applications**

- Manufacturing automation
- Appliances
- · Network routers


The IFX20002 is not qualified and manufactured according to the requirements of Infineon Technologies with regards to automotive and/or transportation applications. For automotive applications please refer to the Infineon TLx (TLE, TLS, TLF, ...) voltage regulator products.

### **Product validation**

Qualified for industrial applications according to the relevant tests of JEDEC.

## Description

The IFX20002 is a monolithic integrated low drop voltage regulator in very small SMD package PG-SCT595-5. It is designed to supply various loads (e.g. microcontrollers, sensors, or as stand-by supply, etc.) under severe conditions. Therefore the device is equipped with additional protection functions against overload, short circuit and reverse polarity. In case of an overtemperature condition the regulator is automatically turned off by the integrated thermal protection circuit.



#### Low dropout voltage regulator



Input voltages up to 40 V are regulated to  $V_{\rm Q,nom}$  = 3.3 V (V33 version) or 5.0 V (V50 version). The output is able to drive a load of 30 mA while it regulates the output voltage within a 4% accuracy. To save energy the device can be switched to stand-by mode via an inhibit input which causes the current consumption to drop below 5 μΑ.

Туре	Package	Marking
IFX20002MBV33	PG-SCT595-5	E3
IFX20002MBV50	PG-SCT595-5	E5

## Low dropout voltage regulator



## **Table of contents**

	Features	1
	Potential applications	1
	Product validation	1
	Description	1
	Table of contents	
1	Block diagram	4
<b>2</b> 2.1 2.2	Pin configuration	5
3.1 3.2 3.3	General product characteristics  Absolute maximum ratings  Functional range  Thermal resistance	6
<b>4</b> 4.1 4.2	Electrical characteristics	8
5	Application information	10
6	Package information	11
7	Revision history	12



**Block diagram** 

# 1 Block diagram




Figure 1 Block diagram



Pin configuration

# 2 Pin configuration

## 2.1 Pin assignment




Figure 2 Pin configuration (top view)

## 2.2 Pin definitions and functions

Table 1 Pin definitions and functions

Pin	Symbol	Function
1	ĪNH	Inhibit input
		High level to turn on the IC.
2	GND	Ground
		Connected to pin 5.
3	I	Input voltage
4	Q	Output voltage
		Must be blocked with a ceramic capacitor $C_Q \ge 3.3 \mu\text{F}$ , ESR $\le 2 \Omega$ .
5	GND	Ground
		Connected to pin 2.



#### **General product characteristics**

## 3 General product characteristics

#### 3.1 Absolute maximum ratings

#### Table 2 Absolute maximum ratings<sup>1)</sup>

 $T_j$  = -40°C to 150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

		Values			<b>Note or Test Condition</b>	Number
	Min.	Тур.	Max.			
	*		•	<del></del>		-
$V_{I}$	-42	-	45	V	_	P_3.1.1
<i>I</i> <sub>1</sub>	-	-	-		2)	
•	*	<del></del>	*	<del></del>		-
$V_{\rm Q}$	-0.3	-	30	V	_	P_3.1.2
<i>I</i> <sub>1</sub>	_	-	-		2)	
	*	<del></del>	*	<del></del>		-
V <sub>INH</sub>	-42	-	45	V	_	P_3.1.3
I <sub>INH</sub>	-500	-	2)	μΑ	-	P_3.1.4
	-5	-	5	mA	$-0.3 \text{ V} \le V_1 \le 45 \text{ V};$	P_3.1.5
					$t_{\rm p}$ < 1 ms	
T <sub>j</sub>	-40	-	150	°C	-	P_3.1.6
$T_{\rm stg}$	-50	-	150	°C	-	P_3.1.7
_ · -			"	*	1	·
$V_{ESD}$	-2	_	2	kV	HBM <sup>3)</sup>	P_3.1.8
	V <sub>Q</sub>	$I_{\rm I}$ - $I_{\rm INH}$ -42 $I_{\rm INH}$ -500 -5 $I_{\rm I}$ -50 $I_{\rm I}$ -50 $I_{\rm Stg}$ -50	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

- 1) Not subject to production test, specified by design.
- 2) Internally limited.
- 3) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001 (1.5 k $\Omega$ , 100pF).

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



#### **General product characteristics**

#### 3.2 Functional range

Table 3 Functional range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Тур.	Max.			
Input voltage	V <sub>I</sub>	4.0	-	45	V	IFX20002MBV33	P_3.2.1
		5.5	-	45	V	IFX20002MBV50	P_3.2.2
Inhibit voltage	V <sub>INH</sub>	-0.3	-	40	V	_	P_3.2.3
Junction temperature	$T_{i}$	-40	-	125	°C	_	P_3.2.4

Note:

Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the electrical characteristics table.

#### 3.3 Thermal resistance

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to **www.jedec.org**.

Table 4 Thermal resistance

Parameter	Symbol		Values			Note or Test Condition	Number
		Min.	Тур.	Max.			
Junction to ambient	$R_{thJA}$	_	81	_	K/W	2s2p board <sup>1)</sup>	P_3.3.1
		_	217	_	K/W	Footprint only <sup>2)</sup>	P_3.3.2
		-	117	-	K/W	300 mm <sup>2</sup> PCB heatsink area <sup>2)</sup>	P_3.3.3
		-	103	-	K/W	600 mm <sup>2</sup> PCB heatsink area <sup>2)</sup>	P_3.3.4
Junction to soldering point	$R_{thJSP}$	-	30	-	K/W	Pins 2, 5 fixed to $T_A$	P_3.3.5

<sup>1)</sup> Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip+package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 2 inner copper layers (2 × 70  $\mu$ m Cu, 2 × 35  $\mu$ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

<sup>2)</sup> Package mounted on PCB FR4;  $80 \times 80 \times 1.5$  mm<sup>3</sup>,  $35 \mu m$  Cu,  $5 \mu m$  Sn; horizontal position; zero airflow. Not subject to production test; specified by design.



#### **Electrical characteristics**

#### **Electrical characteristics** 4

#### **Electrical characteristics voltage regulator** 4.1

**Electrical characteristics voltage regulator** Table 5

 $V_{\rm I}$  = 13.5 V;  $V_{\rm INH}$  > 2.5 V;  $T_{\rm j}$  = -40°C to +125°C; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol		Values			<b>Note or Test Condition</b>	Number
		Min.	Тур.	Max.			
Output voltage IFX20002MBV33	$V_{\rm Q}$	3.17	3.30	3.43	V	1 mA ≤ I <sub>Q</sub> ≤ 30 mA	P_5.1.1
		3.17	3.30	3.43	V	$I_Q = 10 \text{ mA};$ 4.3 V \le $V_1 \le 40 \text{ V}$	P_5.1.2
Output voltage IFX20002MBV50	$V_{\rm Q}$	4.80	5.00	5.20	V	1 mA ≤ I <sub>Q</sub> ≤ 30 mA	P_5.1.18
		4.80	5.00	5.20	V	$I_{Q} = 10 \text{ mA};$ 6 V $\leq V_{I} \leq 40 \text{ V}$	P_5.1.19
Output current limitation	$I_{Q}$	30	-	_	mA	1)	P_5.1.3
Dropout voltage 1)	$V_{\rm dr}$	_	250	300	mV	I <sub>Q</sub> = 20 mA	P_5.1.4
Output capacitor	$C_{Q}$	3.3	-	_	μF	ESR ≤ 2 Ω at 10 kHz	P_4.1.2
Current consumption $I_q = I_1 - I_Q$	I <sub>q</sub>	_	2	5.2	mA	I <sub>Q</sub> < 30 mA	P_5.1.6
		-	130	170	μΑ	$I_{\rm Q}$ < 0.1 mA; $T_{\rm j}$ < 85°C	P_5.1.7
Quiescent current (stand-by) $I_q = I_1 - I_Q$	I <sub>q</sub>	_	_	1	μΑ	$V_{\overline{\text{INH}}} = 0.4 \text{ V}; T_{j} < 85^{\circ}\text{C}$	P_5.1.8
		-	-	5	μΑ	V <sub>INH</sub> = 0.4 V	P_5.1.9
Load regulation	$\Delta V_{\mathrm{Q}}$	_	17	50	mV	1 mA < $I_Q$ < 25 mA; $T_j$ = 25°C; IFX20002MBV50	P_5.1.21
		-	14	40	mV	1 mA < $I_Q$ < 25 mA; $T_j$ = 25°C; IFX20002MBV33	P_5.1.11
Line regulation	$\Delta V_{ m Q}$	-	10	25	mV	$V_1 = (V_{Q,nom} + 0.5 \text{ V}) \text{ to } 36 \text{ V};$ $I_Q = 1 \text{ mA}; T_1 = 25^{\circ}\text{C}$	P_5.1.12
Power supply ripple rejection	PSRR	_	60	_	dB	$f_{\rm r} = 100 \text{ Hz}; V_{\rm r} = 0.5 V_{\rm pp}$	P_5.1.13
Logic Inhibit input							
Inhibit, turn-on voltage	V <sub>INH,high</sub>	-	_	2.2	V	$V_{\rm Q} > 0.95 \times V_{\rm Q,nom}$	P_5.1.14
Inhibit, turn-off voltage	V <sub>INH, low</sub>	0.4	-	-	V	V <sub>Q</sub> < 0.1 V	P_5.1.15
H-input current	V <sub>INH,high</sub>	-	8	12	μΑ	<i>V</i> <sub>INH</sub> = 5 V	P_5.1.16
L-input current	V <sub>INH, low</sub>	-2	-	2	μΑ	V <sub>INH</sub> = 0 V	P_5.1.17


<sup>1)</sup> Measured when the output voltage  $V_{\rm Q}$  has dropped 100 mV from the nominal value.




#### **Electrical characteristics**

## 4.2 Typical performance characteristics voltage regulator

# Output voltage $V_Q$ vs. input voltage $V_I$



# Current consumption $I_q$ vs. input voltage $V_I$





#### **Application information**

## 5 Application information

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 3 Application diagram

The output voltage of the IFX20002 is divided and compared to an internal reference of 2.5 V typical. A regulation loop controls the output to achieve a stabilized output voltage.

Figure 3 shows a typical application circuit. In order to maintain the stability of the control loop the IFX20002 output requires an output capacitor  $C_Q$  of at least 3.3 μF with a maximum permissible ESR of 2  $\Omega$ . It is recommended to use a multi layer ceramic capacitor for  $C_Q$ , e.g. the TDK C3216X7R1C475M with a nominal capacitance of 4.7 μF. Aluminum electrolytic as well as tantalum capacitors do not cover the required ESR range over the full operating temperature range of  $T_i$  = -40°C to +125°C.

At the input of the regulator a capacitor is required for compensating line influences (100 nF ceramic capacitor recommended). A resistor of approximately 1  $\Omega$  in series with the input capacitor  $C_I$  can dampen oscillations that could occur due to the input line inductance and the input capacitor. If the regulator is sourced via long input lines of several meters it is recommended to place an additional electrolytic capacitor  $\geq$  47  $\mu$ F at the input.



#### **Package information**

## 6 Package information




Figure 4 PG-SCT595-5<sup>1)</sup>

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

#### **Further information on packages**

https://www.infineon.com/packages

## Low dropout voltage regulator



**Revision history** 

#### **Revision history** 7

Revision	Date	Changes
1.10		Updated layout and structure Editorial changes Corrected typo at PSSR parameter Added TOC
1.0	2013-01-12	Initial Datasheet

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-05-11 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference Z8F51553740

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.