

# 2-Mbit (128 K × 16) Static RAM

### **Features**

- Pin-and function-compatible with CY7C1011CV33
- High speed

  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA @ 10 ns (Industrial)
- Low CMOS standby power
  □ I<sub>SB2</sub> = 10 mA
- Data Retention at 2.0 V
- Automatic power-down when deselected
- Independent control of upper and lower bits
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features
- Available in Pb-free 44-pin TSOP II, and 48-ball VFBGA

### **Functional Description**

The CY7C1011DV33<sup>[1]</sup> is a high-performance CMOS Static RAM organized as 128 K words by 16 bits.

Writing to the device is accomplished by taking Chip Enable  $\overline{(CE)}$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).


Reading from the device is accomplished by taking Chip Enable  $(\overline{\text{CE}})$  and Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable  $(\overline{\text{WE}})$  HIGH. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable  $(\overline{\text{BHE}})$  is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1011DV33 is available in standard Pb-free 44-pin TSOP II with center power and ground pinout, as well as 48-ball very fine-pitch ball grid array (VFBGA) packages.

For a complete list of related resources, click here.

# Logic Block Diagram



### Note

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com

# CY7C1011DV33



## Contents

Selection Guide	3
Pin Configurations	3
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	4
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	17
Cypress Developer Community	
Technical Support	



### **Selection Guide**

Description	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current	10	mA

# **Pin Configurations**

Figure 1. 44-pin TSOP II pinout (Top View)





Figure 2. 48-ball VFBGA pinout (Top View)
48-ball VFBGA
(Top View)





# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......—65 °C to +150 °C Ambient temperature with power applied ......–55 °C to +125 °C Supply voltage on  $V_{CC}$  to relative GND  $^{[2]}$  .....–0.3 V to +4.6 V DC voltage applied to outputs in high Z State  $^{[2]}$  .....-0.3 V to  $V_{CC}$  + 0.3 V

DC input voltage [2]	0.3 V to V <sub>CC</sub> + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	>2001 V
Latch-up current	> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Industrial	–40 °C to +85 °C	$3.3~V\pm0.3~V$

### **DC Electrical Characteristics**

Over the Operating Range

Doromotor	Decarintian	Test Conditions		_	10	Unit
Parameter	Description	Test Conditions	rest conditions			Oilit
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	_	V
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage			2.0	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage <sup>[3]</sup>			-0.3	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_CC$	$GND \le V_1 \le V_{CC}$			μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_{OUT} \le V_{CC}$ , Output Disable	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled			μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$V_{CC}$ = Max, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	100 MHz	_	90	mA
			83 MHz	_	80	
			66 MHz	_	70	
			40 MHz	_	60	
I <sub>SB1</sub>	Automatic CE Power-down Current — TTL Inputs	$\begin{aligned} &\text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{ f = f}_{\text{MAX}} \end{aligned}$		_	20	mA
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs	Max V <sub>CC</sub> , $\overline{CE} \ge V_{CC} - 0.3 \text{ V}$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3 V, or V <sub>IN</sub> ≤ 0.3 V, f = 0		1	10	mA

<sup>2.</sup> Tested initially and after any design or process changes that may affect these parameters. 3.  $V_{IL}$  (min) = -2.0 V and  $V_{IH}$ (max) =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.



# Capacitance


Parameter [4]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 3.3 \text{V}$	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

### **Thermal Resistance**

Parameter [4]	Description	Test Conditions	TSOP II	VFBGA	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	50.66	27.89	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		17.17	14.74	°C/W

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms [5]



### Note

Document Number: 38-05609 Rev. \*H

<sup>4.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>5.</sup> AC characteristics (except high Z) are tested using the load conditions shown in (a). High Z characteristics are tested for all speeds using the test load shown in (c).




# **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[6]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		2.0	_	V
I <sub>CCDR</sub>	Data retention current		_	10	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time	$V_{CC} = V_{DR} = 2.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	0	-	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time		t <sub>RC</sub>	_	ns

### **Data Retention Waveform**

Figure 4. Data Retention Waveform



### Notes

- No input may exceed V<sub>CC</sub> + 0.3 V.
  Tested initially and after any design or process changes that may affect these parameters.
  Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 50 μs or stable at V<sub>CC(min.)</sub> ≥ 50 μs.



# **AC Switching Characteristics**

Over the Operating Range

Parameter [9]	Baradatian	-	10	11!4
Parameter [9]	Description	Min	Max	Unit
Read Cycle				•
t <sub>power</sub> <sup>[10]</sup>	V <sub>CC</sub> (typical) to the first access	100	_	μS
t <sub>RC</sub>	Read cycle time	10	-	ns
t <sub>AA</sub>	Address to data valid	-	10	ns
t <sub>OHA</sub>	Data hold from address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid	-	10	ns
t <sub>DOE</sub>	OE LOW to data valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to low Z [11]	0	-	ns
t <sub>HZOE</sub>	OE HIGH to high Z [11, 12]	-	5	ns
t <sub>LZCE</sub>	CE LOW to low Z [11]	3	-	ns
t <sub>HZCE</sub>	CE HIGH to high Z [11, 12]	-	5	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	-	10	ns
t <sub>DBE</sub>	Byte enable to data valid	-	5	ns
t <sub>LZBE</sub>	Byte enable to low Z	0	-	ns
t <sub>HZBE</sub>	Byte disable to high Z	-	6	ns
Write Cycle [1	3, 14]	·		
t <sub>WC</sub>	Write cycle time	10	_	ns
t <sub>SCE</sub>	CE LOW to write end	7	-	ns
t <sub>AW</sub>	Address set-up to write end	7	-	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address set-up to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	ns
t <sub>SD</sub>	Data set-up to write end	5	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [11]	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [11, 12]	-	5	ns
t <sub>BW</sub>	Byte enable to end of write	7	_	ns

- 9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.

  10. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access is performed.

  11. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
- 12. t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZDE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
- 13. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

  14. The minimum write cycle pulse width for Write Cycle No. 4 (WE Controlled,  $\overline{\text{OE}}$  LOW) should be the sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Switching Waveforms**

Figure 5. Read Cycle No. 1 [15, 16]





Figure 6. Read Cycle No. 2 (OE Controlled) [16, 17]



### Notes

<sup>15. &</sup>lt;u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V<sub>IL</sub>. 16. WE is HIGH for read cycle.

<sup>17.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (CE Controlled) [18, 19]





Figure 8. Write Cycle No. 2 (BLE or BHE Controlled)



<sup>18.</sup> Data I/O is high-impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

19. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE HIGH During Write) [20, 21]





Figure 10. Write Cycle No. 4 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [23]



- 20. Data I/O is high-impedance if OE or BHE and/or BLE = V<sub>IH</sub>.

  21. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

  22. During this period the I/Os are in the output state and input signals should not be applied.

  23. The minimum write pulse width for Write Cycle No. 4 (WE controlled, OE LOW) should be the sum of t<sub>SD</sub> and t<sub>HZWE</sub>.



# **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High Z	Data In	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1011DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial
	CY7C1011DV33-10BVXI	51-85150	48-ball VFBGA (Pb-free)	

Please contact your local Cypress sales representative for availability of these parts

### **Ordering Code Definitions**





### **Package Diagrams**

Figure 11. 44-pin TSOP Z44-II Package Outline, 51-85087





Figure 12. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150





# Acronyms

Acronym	Description			
CMOS	Complementary Metal Oxide Semiconductor			
CE	Chip Enable			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μs	microsecond			
μA	microampere			
mA	milliampere			
ns	nanosecond			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	250650	See ECN	RKF	New data sheet.
*A	399070	See ECN	NXR	Changed from Advance to Preliminary Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed TQFP Package from product offering Removed –15 speed bin Corrected DC voltage limits in maximum ratings section from –0.5 to –0.3V ar V <sub>CC</sub> +0.5V to V <sub>CC</sub> +0.3V Redefined I <sub>CC</sub> values for Com'l and Ind'l temperature ranges I <sub>CC</sub> (Com'l): Changed from 100, 80 and 70 mA to 90, 80 and 75 mA for 8, 1 and 12ns speed bins respectively I <sub>CC</sub> (Ind'l): Changed from 80 and 70 mA to 90 and 85 mA for 10 and 12ns speed bins respectively Modified Note# 4 on AC Test Loads Added Static Discharge Voltage and latch-up current spec Added V <sub>IH(max</sub> ) spec in Note# 2 Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Data Retention Characteristics Table and footnote on t <sub>R</sub> Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagrar Changed package name for 44-pin TSOP II from Z to ZS Added 8 ns parts in the Ordering Information table Shaded Ordering Information Table
*B	459073	See ECN	NXR	Converted Preliminary to Final. Removed –8 and –12 Speed bins Removed Commercial Operating Range from product offering. Changed the description of I <sub>IX</sub> from "Input Load Current" to "Input Leakage Current" Updated the Thermal Resistance table. Changed t <sub>HZBE</sub> from 5 ns to 6 ns. Updated footnote #7 on High-Z parameter measurement Added footnote #12. Updated the Ordering Information and replaced Package Name column will Package Diagram in the Ordering Information table.
*C	480177	See ECN	VKN	Added -10BVI product ordering code in the Ordering Information table.
*D	3059162	10/14/2010	PRAS	Added Ordering Code Definitions. Updated Package Diagrams.
*E	3098812	12/01/2010	PRAS	Added Acronyms and Units of Measure. Minor edits and updated in new template.
*F	3861347	01/08/2013	TAVA	Updated Ordering Information (Updated part numbers).  Updated Package Diagrams: spec 51-85087 – Changed revision from *C to *E. spec 51-85150 – Changed revision from *F to *H.
*G	4187715	11/10/2013	MEMJ	Updated in new template.



# **Document History** (continued)

Document Title: CY7C1011DV33, 2-Mbit (128 K × 16) Static RAM Document Number: 38-05609								
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change				
*H	4567909	11/12/2014	MEMJ	Updated Functional Description: Added "For a complete list of related resources, click here." at the end.  Updated Switching Waveforms: Added Note 23 and referred the same note in Figure 10.				
				Competing Sunset Review.				

Document Number: 38-05609 Rev. \*H



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive Clocks & Buffers Interface

**Lighting & Power Control** 

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

### **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.