

**PI3EQX2024**

**USB 3.2 Gen 2x2 ReDriver**

**Features**

- 5Gbps & 10Gbps Serial Link with Linear Equalizer
- USB 3.2 Gen 2 and Gen 1 Compatible
- USB 3.2 Gen 2x2 Compatible
- Four 10Gbps Differential Signal Pairs
- Pin Adjustable Receiver Equalization
- Pin Adjustable Flat Gain
- 100Ω Differential CML I/Os
- Automatic Receiver Detect
- Auto Slumber Mode for Adaptive Power Management
- Single Supply Voltage: 3.3V
- Patented Technology
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. “Green” Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please [contact us](mailto:contact@diodes.com) or your local Diodes representative.
- <https://www.diodes.com/quality/product-definitions/>
- Packaging (Pb-free & Green available):
  - 34-pin, UQFN 2.5mm × 4.5mm (ZTF34)

**Description**


The PI3EQX2024 is a low-power, high-performance, USB 3.2 Gen 2x2 linear ReDriver™ designed specifically for the USB 3.2 protocol.

The device provides programmable equalization and flat gain to optimize performance over a variety of physical mediums by reducing intersymbol interference. PI3EQX2024 supports two 100Ω differential CML data I/Os between the Protocol ASIC to a switch fabric, over cable, or to extend the signals across other distant data pathways on the user’s platform.

The integrated equalization circuitry provides flexibility with signal integrity of the signal before the ReDriver. Each channel operates fully independently. The channels’ input signal level determines whether the output is active.

The PI3EQX2024 also includes an automatic receiver detect function. The receiver detection loop is active again if the corresponding channel’s signal detector is idle for longer than 7.3ms. The channel then moves to unplug mode if load is not detected, or it returns to low-power mode (slumber mode) due to inactivity.

**Figure 1**




**Notes:**


1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, “Green” and Lead-free.
3. Halogen- and Antimony-free “Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

ReDriver is a trademark of Diodes Incorporated.

**Block Diagram**



## Pin Configuration



## Pin Description

| Pin #                              | Pin Name   | Type   | Description   |
|------------------------------------|--|--------|---|
| 13, 17, 30, 34                     | VDD  | Power  | 3.3V power supply, $\pm 0.3V$   |
| 32, 23<br>6, 15                    | FGA, FGB<br>FGC, FGD                                 | Input  | The DC flat gain selection. 4-level input pins. With internal 100k $\Omega$ pullup resistor and 200k $\Omega$ pulldown resistor.                        |
| 31, 24<br>7, 14                    | EQA, EQB<br>EQC, EQD                                 | Input  | The EQ selection. 4-level input pins. With internal 100k $\Omega$ pullup resistor and 200k $\Omega$ pulldown resistor.                                  |
| 1, 2<br>25, 26<br>8, 9<br>18, 19   | RXAP, RXAN<br>RXBP, RXBN<br>RXCP, RXCN<br>RXDP, RXDN | Input  | CML input terminals. With selectable input termination between 50 $\Omega$ to VDD, 270k $\Omega$ to VbiasRx, or 67k $\Omega$ to GND.                    |
| 29, 28<br>5, 4<br>22, 21<br>12, 11 | TXAP, TXAN<br>TXBP, TXBN<br>TXCP, TXCN<br>TXDP, TXDN | Output | CML output terminals. With selectable output termination between 50 $\Omega$ to VDD, 6k $\Omega$ to VDD, 6k $\Omega$ to VbiasTx or 67k $\Omega$ to GND. |
| 33                                 | EN   | Input  | Channel Enable. With internal 300k $\Omega$ pullup resistor.<br>“High” – Channel is in normal operation.<br>“Low” – Channel is in power down mode.      |
| 16                                 | CAP_EXT  | I/O    | Decoupling Capacitor for Internal Bias.   |
| 3, 10, 20, 27,<br>Center Pad       | GND  | GND    | Supply Ground   |

## Power Management

Notebooks, netbooks, and other power sensitive consumer devices require judicious use of power in order to maximize battery life. In order to minimize the power consumption of our devices, Diodes added an additional adaptive power management feature. When a signal detector is idle for longer than 1.3ms, the corresponding channel moves to low-power mode ONLY, which means both channels move to low-power mode individually.

In low-power mode, the signal detector continues monitoring the input channel. If a channel is in low-power mode and the input signal is detected, the corresponding channel wakes up immediately. If a channel is in low-power mode and the signal detector is idle longer than 6ms, the receiver detection loop is active again. If load is not detected, then the channel moves to device unplug mode and monitors the load continuously. If load is detected, it returns to low-power mode, and receiver detection is active again per 6ms.

## Operating Modes

| Mode              | $R_{IN}$                 | $R_{OUT}$              |
|-------------------|--------------------------|------------------------|
| PD                | 67k $\Omega$ to GND      | 67k $\Omega$ to GND    |
| Unplug Mode       | 270k $\Omega$ to VbiasRx | 6k $\Omega$ to VbiasTx |
| Deep Slumber Mode | 50 $\Omega$ to Vdd       | 6k $\Omega$ to VbiasTx |
| Slumber Mode      | 50 $\Omega$ to Vdd       | 6k $\Omega$ to Vdd     |
| Active Mode       | 50 $\Omega$ to Vdd       | 50 $\Omega$ to Vdd     |

**Equalization Setting:**

EQA/B/C/D are the selection pins for the equalization selection.

|                     | <b>Equalizer Settings (dB)</b> |               |
|---------------------|--------------------------------|---------------|
| <i>EQA/B/C/D</i>    | <i>@ 2.5GHz</i>                | <i>@ 5GHz</i> |
| 0 (Tie 1KΩ to GND)  | 6.7                            | 12.4          |
| R (Tie 68KΩ to GND) | 3.5                            | 8.0           |
| F (Leave Open)      | 5.3                            | 10.6          |
| 1 (Tie 1KΩ to VDD)  | 8.4                            | 14.6          |

**Flat Gain Setting:**

FGA/B/C/D are the selection pins for the DC gain.

|                     | <b>Flat Gain Settings</b> |
|---------------------|---------------------------|
| <i>FGA/B/C/D</i>    | <i>dB</i>                 |
| 0 (Tie 1KΩ to GND)  | -1.6                      |
| R (Tie 68KΩ to GND) | -0.5                      |
| F (Leave Open)      | 1.0                       |
| 1 (Tie 1KΩ to VDD)  | 2.7                       |

**Channel Enable Setting:**

|           | <b>Channel Enable Settings</b> |
|-----------|--------------------------------|
| <i>EN</i> | <i>Setting</i>                 |
| 0         | Disabled                       |
| 1         | Enabled (Default)              |

## Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

|   |                                |
|---|--------------------------------|
| Storage Temperature.....                | -65°C to +150°C                |
| Supply Voltage to Ground Potential..... | -0.5V to +3.8V                 |
| DC SIG Voltage.....                     | -0.5V to V <sub>DD</sub> +0.5V |
| Output Current.....                     | -25mA to +25mA                 |
| ESD, Human Body Model.....              | -2kV to +2kV                   |
| Power Dissipation Continuous.....       | 1.2W                           |
| Max Junction Temperature.....           | 125°C                          |

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Control Pin Specifications (VDD = 3.3 ± 0.3V, TA = -40 to 85°C)

| Symbol                      | Parameter                               | Min.                   | Typ.                   | Max.                   | Units |
|-----------------------------|---|------------------------|------------------------|------------------------|-------|
| <b>2-Level Control Pins</b> |   |                        |                        |                        |       |
| V <sub>IH</sub>             | DC Input Logic High                     | V <sub>DD</sub> × 0.65 | —                      | —                      | V     |
| V <sub>IL</sub>             | DC Input Logic Low                      | —                      | —                      | V <sub>DD</sub> × 0.35 | V     |
| I <sub>IH</sub>             | Input High Current                      | —                      | —                      | 25                     | μA    |
| I <sub>IL</sub>             | Input Low Current                       | -25                    | —                      | —                      | μA    |
| <b>4-Level Control Pins</b> |   |                        |                        |                        |       |
| V <sub>IH</sub>             | DC Input Logic "High"                   | 0.92 × V <sub>DD</sub> | V <sub>DD</sub>        | —                      | V     |
| V <sub>IF</sub>             | DC Input Logic "Float"                  | 0.59 × V <sub>DD</sub> | 0.67 × V <sub>DD</sub> | 0.75 × V <sub>DD</sub> | V     |
| V <sub>IR</sub>             | DC Input Logic "With Rext to GND"       | 0.25 × V <sub>DD</sub> | 0.33 × V <sub>DD</sub> | 0.41 × V <sub>DD</sub> | V     |
| V <sub>IL</sub>             | DC Input Logic "Low"                    | —                      | GND                    | 0.08 × V <sub>DD</sub> | V     |
| I <sub>IH</sub>             | Input High Current                      | —                      | —                      | 50                     | μA    |
| I <sub>IL</sub>             | Input Low Current                       | -50                    | —                      | —                      | μA    |
| Rext                        | External Resistor Connects to GND (±5%) | 64.6                   | 68                     | 71.4                   | kΩ    |

## AC/DC Electrical Characteristics (VDD = 3.3 ± 0.3V TA = -40 to 85°C)

| Symbol                   | Parameter                             | Conditions  | Min. | Typ. | Max. | Units |
|--------------------------|---------------------------------------|---|------|------|------|-------|
| <b>Power and Latency</b> |                                       |   |      |      |      |       |
| V <sub>dd-3.3</sub>      | Supply Voltage                        |   | 3.0  | 3.3  | 3.6  | V     |
| I <sub>active</sub>      | Active Mode Current Consumption       | EN = 1, 10Gbps, compliance test pattern                     | —    | 260  | 334  | mA    |
| I <sub>slumber</sub>     | Slumber Mode Current Consumption      | EN = 1, no input signal longer than T <sub>slumber</sub>    | —    | 32   | 38   | mA    |
| I <sub>DeepSlumber</sub> | Deep Slumber Mode Current Consumption | EN = 1 no input signal longer than T <sub>DeepSlumber</sub> | —    | 0.8  | 1.2  |       |
| I <sub>unplug</sub>      | Unplug Mode Current Consumption       | EN = 1, no output load is detected                          | —    | 0.6  | 0.9  |       |
| I <sub>pd</sub>          | Power Down Mode Current Consumption   | EN = 0  | —    | 20   | 120  | μA    |
| t <sub>pd</sub>          | Latency                               | From input to output  | —    | —    | 2    | ns    |

**AC/DC Electrical Characteristics Cont.**

| Symbol  | Parameter  | Conditions   | Min.  | Typ. | Max.  | Units              |
|---|--|--|-------|------|-------|--------------------|
| <b>CML Receiver Input (100Ω Differential)</b> |  |  |       |      |       |                    |
| Receiver Electrical Specification             |  |  |       |      |       |                    |
| $C_{rx\text{parasitic}}$                      | The Parasitic Capacitor for RX   | —  | —     | —    | 1.0   | pF                 |
| $R_{RX-DIFF-DC}$                              | DC Differential Input Impedance  | —  | 72    | —    | 120   | Ω                  |
| $R_{RX-SINGLE\_DC}$                           | DC Single Ended Input Impedance  | DC impedance limits are need to guarantee RxDet. Measured with respect to GND over a voltage of 500mV max. | 18    | —    | 30    |                    |
| $Z_{RX-HIZ-DC-PD}$                            | DC Input CM Input Impedance for $V > 0$ During Reset or Power Down   | ( $V_{cm}=0$ to 500mV)   | 25    | —    | —     | kΩ                 |
| $C_{ac\_coupling}$                            | AC Coupling Capacitance  | —  | 75    | —    | 265   | nF                 |
| $V_{RX-CM-AC-P}$                              | Common Mode Peak Voltage   | AC up to 5GHz  | —     | —    | 150   | mV <sub>peak</sub> |
| $V_{RX-CM-DC-Active-Idle-Delta-P}$            | Common Mode Peak Voltage<br>$ \text{Avg}_{u0}( V_{TX-D+} + V_{TX-D-} )/2 - \text{Avg}_{u1}( V_{TX-D+} + V_{TX-D-} )/2 $  | Between U0 and U1. AC up to 5GHz   | —     | —    | 200   | mV <sub>peak</sub> |
| <b>Transmitter Electrical Specification</b>   |  |  |       |      |       |                    |
| $V_{TX-DIFF-PP}$                              | Output Differential p-p Voltage Swing  | Differential Swing $ V_{TX-D+} - V_{TX-D-} $   | —     | —    | 1.2   | V <sub>ppd</sub>   |
| $R_{TX-DIFF-DC}$                              | DC Differential TX Impedance   | —  | 72    | —    | 120   | Ω                  |
| $V_{TX-RCV-DET}$                              | The Amount of Voltage Change Allowed During RxDet  | —  | —     | —    | 600   | mV                 |
| $C_{ac\_coupling}$                            | AC Coupling Capacitance  | —  | 75    | —    | 265   | nF                 |
| $T_{TX-EYE}(10\text{Gbps})$                   | Transmitter Eye, Include all Jitter  | At the silicon pad. 10Gbps   | 0.646 | —    | —     | UI                 |
| $T_{TX-EYE}(5\text{Gbps})$                    | Transmitter Eye, Include all Jitter  | At the silicon pad. 5Gbps  | 0.625 | —    | —     | UI                 |
| $T_{TX-DJ-DD}(10\text{Gbps})$                 | Transmitter Deterministic Jitter   | At the silicon pad. 10Gbps   | —     | —    | 0.17  | UI                 |
| $T_{TX-DJ-DD}(5\text{Gbps})$                  | Transmitter Deterministic Jitter   | At the silicon pad. 5Gbps  | —     | —    | 0.205 | UI                 |
| $C_{tx\text{parasitic}}$                      | The Parasitic Capacitor for TX   | —  | —     | —    | 1.1   | pF                 |
| $R_{TX-DC-CM}$                                | Common mode DC Output Impedance  | —  | 18    | —    | 30    | Ω                  |
| $V_{TX-DC-CM}$                                | The Instantaneous Allowed DC Common Mode Voltage at Connector Side of the AC Coupling Capacitors                         | Min1 is with 200kΩ single ended receiver load respectively.  | -0.5  | —    | 1     | V                  |
|   |  | Min2 is with 50Ω single ended receiver load respectively.  | -0.3  | —    | 1     |                    |
| $V_{TX-C}$                                    | Common-Mode Voltage  | $ V_{TX-D+} + V_{TX-D-} /2$  | VDD-2 | —    | VDD   | V                  |
| $V_{TX-CM-AC-PP-Active}$                      | Active Mode TX AC Common Mode Voltage  | $V_{TX-D+} + V_{TX-D-}$ for both time and amplitude  | —     | —    | 100   | mV <sub>pp</sub>   |
| $V_{TX-CM-DC-Active\_Idle-Delta}$             | Common Mode Delta Voltage<br>$ \text{Avg}_{u0}( V_{TX-D+} + V_{TX-D-} )/2 - \text{Avg}_{u1}( V_{TX-D+} + V_{TX-D-} )/2 $ | Between U0 to U1   | —     | —    | 200   | mV-peak            |

**AC/DC Electrical Characteristics Cont.**

| Symbol                   | Parameter  | Conditions  | Min. | Typ. | Max. | Units |
|--------------------------|--|---|------|------|------|-------|
| $V_{TX-Idle-Diff-AC-pp}$ | Idle Mode AC Common Mode Delta Voltage $ V_{TX-D+}-V_{TX-D-} $ | Between Tx+ and Tx- in idle mode. Use the HPF to remove DC components. =1/LPF. No AC and DC signals are applied to Rx terminals . | —    | —    | 10   | mVppd |
| $V_{TX-Idle-Diff-DC}$    | Idle Mode DC Common Mode Delta Voltage $ V_{TX-D+}-V_{TX-D-} $ | Between Tx+ and Tx- in idle mode. Use the LPF to remove DC components. =1/HPF. No AC and DC signals are applied to Rx terminals.  | —    | —    | 10   | mV    |

**Channel Performance**

|                    |   |  |    |      |    |                   |
|--------------------|---|--|----|------|----|-------------------|
| $G_p$              | Peaking Gain (Compensation at 5GHz, Relative to 100MHz, 100mV <sub>p-p</sub> Sine Wave Input) | EQ <sub>x</sub> =0   | —  | 12.4 | —  | dB                |
|                    |   | EQ <sub>x</sub> =R   | —  | 8.0  | —  |                   |
|                    |   | EQ <sub>x</sub> =F   | —  | 10.6 | —  |                   |
|                    |   | EQ <sub>x</sub> =1   | —  | 14.6 | —  |                   |
|                    |   | Variation around typical   | -3 | —    | +3 | dB                |
| $G_f$              | Flat Gain (100MHz, EQ <sub>x</sub> =F)  | FQ <sub>x</sub> =0   | —  | -1.6 | —  | dB                |
|                    |   | FQ <sub>x</sub> =R   | —  | -0.5 | —  |                   |
|                    |   | FQ <sub>x</sub> =F   | —  | 1.0  | —  |                   |
|                    |   | FQ <sub>x</sub> =1   | —  | 2.7  | —  |                   |
|                    |   | Variation around typical   | -3 | —    | +3 | dB                |
| $V_{SW\_100M}$     | -1dB Compression Point Output Swing (at 100MHz)   | —  | —  | 1000 | —  | mVppd             |
| $V_{SW\_5G}$       | -1dB Compression Point Output Swing (at 5GHz)   | —  | —  | 850  | —  | mVppd             |
| DDNEXT             | Differential Near-End Crosstalk <sup>(1)</sup>  | 100MHz to 5GHz, Figure 2   | —  | -40  | —  | dB                |
| $V_{noise-input}$  | Input-Referred Noise  | 100MHz to 5GHz, FG <sub>x</sub> =1, EQ <sub>x</sub> =R, Figure 5 | —  | 0.6  | —  | mV <sub>RMS</sub> |
|                    |   | 100MHz to 5GHz, FG <sub>x</sub> =1, EQ <sub>x</sub> =1, Figure 5 | —  | 0.5  | —  |                   |
| $V_{noise-output}$ | Output-Referred Noise <sup>(2)</sup>  | 100MHz to 5GHz, FG <sub>x</sub> =1, EQ <sub>x</sub> =R, Figure 5 | —  | 0.8  | —  | mV <sub>RMS</sub> |
|                    |   | 100MHz to 5GHz, FG <sub>x</sub> =1, EQ <sub>x</sub> =1, Figure 5 | —  | 1    | —  |                   |

**Signal and Frequency Detectors**


|               |                                      |  |     |   |     |       |
|---------------|--------------------------------------|--|-----|---|-----|-------|
| $V_{th\_upm}$ | Unplug Mode Detector Threshold       | Threshold of LFPS when the input impedance of the redriver is 67kΩ to V <sub>biasRx</sub> only. Used in the unplug mode. | 200 | — | 800 | mVppd |
| $V_{th\_dsm}$ | Deep Slumber Mode Detector Threshold | LFPS signal threshold in deep slumber mode   | 100 | — | 600 | mVppd |

**AC/DC Electrical Characteristics Cont.**

| Symbol                                     | Parameter   | Conditions                                    | Min. | Typ. | Max. | Units |
|--|---|---|------|------|------|-------|
| V <sub>th_am</sub>                         | Active Mode Detector Threshold                      | Signal threshold in active and slumber mode   | 45   | —    | 175  | mVppd |
| F <sub>th</sub>                            | LFPS Frequency Detector                             | Detect the frequency of the input CLK pattern | 100  | —    | 400  | MHz   |
| <b>External Decoupling Capacitor value</b> |   |   |      |      |      |       |
| CAP_EXT                                    | External decoupling capacitor for the internal bias |   | 2.2  | —    | 20   | uF    |

- Note:**
1. Measured using a vector-network analyzer (VNA) with -15dBm power level applied to the adjacent input. The VNA detects the signal at the output of the victim channel. All other inputs and outputs are terminated with 50Ω.
  2. Guaranteed by design and characterization.


**Power-up/Power-down Timing and VCM Ramp Rate**



**Figure 2. Power-up Timing**

**Power-up Timing**

| Symbol            | Parameter                                      | Condition | Min. | Typ. | Max. | Units |
|-------------------|--|-----------|------|------|------|-------|
| T <sub>d,EN</sub> | VDD3P3 to EN assertion delay time              |           | 0    |      |      | ms    |
| T <sub>VCM</sub>  | Stabilization time for VCM common mode voltage |           |      | 330  | 400  | ms    |




**Figure 3. Power-down Timing**


**Power-down Timing**

| Symbol             | Parameter   | Condition | Min. | Typ. | Max. | Units |
|--------------------|---|-----------|------|------|------|-------|
| T <sub>d,OFF</sub> | Delay time from EN de-assertion to VDD3P3 power off |           | 900  |      |      | ms    |


**PI3EQX2024**



**Figure 4. Channel-Isolation Test Configuration**




**Figure 5. Noise Test Configuration**



**Figure 6. Test Condition Referenced in the Electrical Characteristic Table**

**PI3EQX2024**

**Part Marking**



**PI3EQX2024**

**Packaging Mechanical**

**34-UQFN (ZTF)**

| SYMBOLS | MIN.       | NOM. | MAX. |
|---------|------------|------|------|
| A       | 0.50       | 0.55 | 0.60 |
| A1      | 0.00       | 0.02 | 0.05 |
| A3      | 0.150 REF. |      |      |
| b       | 0.12       | 0.17 | 0.22 |
| b1      | 0.07       | 0.12 | 0.17 |
| D       | 2.40       | 2.50 | 2.60 |
| E       | 4.40       | 4.50 | 4.60 |
| e       | 0.35 BSC   |      |      |
| L       | 0.20       | 0.25 | 0.30 |
| K       | 0.20       | —    | —    |
| D2      | 1.45       | 1.50 | 1.55 |
| E2      | 3.45       | 3.50 | 3.55 |

**NOTE :**

- ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
- COPLANARITY APPLIES TO THE EXPOSED THERMAL PAD AS WELL AS THE TERMINALS.
- REFER JEDEC MO-288
- RECOMMENDED LAND PATTERN IS FOR REFERENCE ONLY.
- THERMAL PAD SOLDERING AREA (MESH STENCIL DESIGN IS RECOMMENDED).

**DATE: 06/07/21**

**DESCRIPTION: 34-Contact, Ultra Thin Quad Flat No-Lead (UQFN), U-QFN2545-34**

**PACKAGE CODE: ZTF (ZTF34)**

**DOCUMENT CONTROL #: PD-2230**

**REVISION: B**

21-1403

**For latest package information:**

See <http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/>.

**Ordering Information**

| Ordering Number | Package Code | Package Description                             |
|-----------------|--------------|---|
| PI3EQX2024ZTFEX | ZTF          | 34-Contact, Ultra Thin Quad Flat No-Lead (UQFN) |

**Notes:**

- No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- E = Pb-free and Green
- X suffix = Tape/Reel

**IMPORTANT NOTICE**

1. DIODES INCORPORATED AND ITS SUBSIDIARIES (“DIODES”) MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.

3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes’ websites, harmless against all damages and liabilities.

4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes’ website) under this document.

5. Diodes products are provided subject to Diodes’ Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.

7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.

8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

[www.diodes.com](http://www.diodes.com)