

# Phase-Aligned Clock Multiplier

#### **Features**

- 3-multiplier configuration (1x, 2x, 4x Ref)
- 10 MHz to 166.67 MHz operating range (reference input from 10 MHz to 41.67 MHz)
- Phase Alignment
- 80 ps typical period jitter
- Output enable pin
- 3.3V operation
- 5V Tolerant input
- 8-pin 150-mil SOIC package
- Commercial and Industrial Temperature available

#### **Functional Description**

The CY2303 is a 3 output 3.3V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.

The part allows user to obtain 1x, 2x, and 4x Ref output frequencies on respective output pins.


The CY2303 has an on-chip PLL, which locks to an input clock presented on the REFIN pin. The PLL feedback is internally connected to the REF output. The input-to-output skew is guaranteed to be less than  $\pm 200$  ps, and output-to-output skew is guaranteed to be less than 200 ps.

Multiple CY2303 devices can accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is guaranteed to be less than 400 ps.

The CY2303 is available in commercial and industrial temperature ranges.

#### **Selector Guide**


	Part Number	Outputs	Outputs Input Frequency Range Output Frequency Range		Specifics
	CY2303SXC	3	10 MHz-41.67 MHz	10 MHz-166.67 MHz	Commercial Temperature
Ī	CY2303SXI	3	10 MHz-41.67 MHz	10 MHz-166.67 MHz	Industrial Temperature





#### **Pinouts**

Figure 1. CY2303 - 8-pin SOIC Top View



#### **Pin Description**

Pin	Signal <sup>[1]</sup>	Description	
1	REF	REF output (1x Reference input)	
2	GND	Ground	
3	REFIN	Input reference frequency, 5V tolerant input	
4	N/C	No Connect	
5	REFx2	2x Reference input	
6	REFx4	4x Reference input	
7	VDD	3.3V Supply	
8	OE	Output Enable (weak pull up)	

#### **Maximum Ratings**

Supply Voltage to Ground Potential–0.5V to +7.0V	Storage Temperature–65°C to +150°C
DC Input Voltage (Except Ref)0.5V to V <sub>DD</sub> + 0.5V	Junction Temperature
DC Input Voltage REFIN0.5 to 7V	Static Discharge Voltage (per MIL-STD-883, Method 3015)>2000V

#### **Operating Conditions for CY2303SC Commercial Temperature Devices**

Parameter	Description	Min	Max	Unit
$V_{DD}$	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	0	70	°C
C <sub>L</sub>	Load Capacitance, Fout < 133.33 MHz	_	18	pF
	Load Capacitance, 133.33 MHz < Fout < 166.67 MHz	_	12	pF
C <sub>IN</sub>	Input Capacitance	_	7	pF
t <sub>PU</sub>	Power up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	ms

# **Electrical Characteristics for CY2303SC Commercial Temperature Devices**

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>IL</sub>	Input LOW Voltage		_	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	_	V
I <sub>IL</sub>	Input LOW Current	$V_{IN} = 0V$	_	100	μΑ
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$	_	50	μΑ
V <sub>OL</sub>	Output LOW Voltage <sup>[2]</sup>	I <sub>OL</sub> = 8 mA	_	0.4	V

#### Notes

Document #: 38-07249 Rev. \*C

<sup>1.</sup> Weak pull-down on all outputs.

<sup>2.</sup> Parameter is guaranteed by design and characterization. It is not 100% tested in production.



### **Electrical Characteristics for CY2303SC Commercial Temperature Devices**

V <sub>OH</sub>	Output HIGH Voltage <sup>[2]</sup>	$I_{OH} = -8 \text{ mA}$	2.4	_	V
I <sub>DD</sub>	Supply Current	Unloaded outputs, REFIN = 41.67 MHz	_	45	mA
		Unloaded outputs, REFIN = 25 MHz	_	32	mA
		Unloaded outputs, REFIN = 10 MHz	_	18	mA

### **Switching Characteristics for CY2303SC Commercial Temperature Devices**

Parameter	Name	Test Conditions	Min	Тур.	Max	Unit
1/t <sub>1</sub>	Output Frequency	18-pF load	10	_	133.33	MHz
		12-pF load	-	-	166.67	MHz
	Duty Cycle <sup>[3]</sup> = $t_2 \div t_1$	Measured at V <sub>DD</sub> /2	40	50	60	%
t <sub>3</sub>	Rise Time <sup>[3]</sup>	Measured between 0.8V and 2.0V	-	_	1.20	ns
t <sub>4</sub>	Fall Time <sup>[3]</sup>	Measured between 0.8V and 2.0V	-	_	1.20	ns
t <sub>5</sub>	Output to Output Skew on rising edges <sup>[3]</sup>	All outputs equally loaded Measured at V <sub>DD</sub> /2	-	_	200	ps
t <sub>6</sub>	Delay, REFIN Rising Edge to REF Rising Edge <sup>[3]</sup>	Measured at V <sub>DD</sub> /2 from REFIN to any output	-	-	±200	ps
t <sub>7</sub>	Device to Device Skew <sup>[3]</sup>	Measured at $V_{DD}/2$ on the REF pin of the device (pin 1)	-	-	400	ps
tu	Period Jitter <sup>[3]</sup>	Measured at Fout < 133.33 MHz, loaded outputs, 18-pF load	-	80	±175	ps
t <sub>LOCK</sub>	PLL Lock Time <sup>[3]</sup>	Stable power supply, valid clocks presented on REFIN	-	_	1.0	ms

# **Operating Conditions for CY2303SI Industrial Temperature Devices**

Parameter	Description	Min.	Max.	Unit
$V_{DD}$	Supply Voltage	3.0	3.6	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	-40	85	°C
C <sub>L</sub>	Load Capacitance, Fout <133.33 MHz	_	15	pF
	Load Capacitance, 133.33 MHz < Fout < 166.67 MHz,	_	10	pF
t <sub>PU</sub>	Power up time for all VDDs to reach minimum specified voltage (power ramps must be monotonic)	0.05	50	ms

# **Electrical Characteristics for CY2303SI Industrial Temperature Devices**

Parameter	Description	Description Test Conditions		Max.	Unit
V <sub>IL</sub>	Input LOW Voltage		-	0.8	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	_	V
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = 0V	_	100	μΑ
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$	_	50	μΑ
V <sub>OL</sub>	Output LOW Voltage <sup>[2]</sup>	I <sub>OL</sub> = 8 mA	_	0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>[2]</sup>	$I_{OH} = -8 \text{ mA}$	2.4	_	V
I <sub>DD</sub>	Supply Current	Unloaded outputs, REFIN = 41.67 MHz	_	48	mA
		Unloaded outputs, REFIN = 25 MHz	_	35	mA
		Unloaded outputs, REFIN = 10 MHz	_	20	mA

Note

Document #: 38-07249 Rev. \*C Page 3 of 7

<sup>3.</sup> All parameters are specified with loaded outputs.



### **Switching Characteristics for CY2303SI Industrial Temperature Devices**

Parameter	Name	Test Conditions	Min	Тур.	Max	Unit
1/t <sub>1</sub>	Output Frequency	15-pF load	10	_	133.33	MHz
		10-pF load	-	_	166.67	MHz
	Duty Cycle <sup>[3]</sup> = $t_2 \div t_1$	Measured at V <sub>DD</sub> /2	40	50	60	%
t <sub>3</sub>	Rise Time <sup>[3]</sup>	Measured between 0.8V and 2.0V	-	_	1.20	ns
t <sub>4</sub>	Fall Time <sup>[3]</sup>	Measured between 0.8V and 2.0V	ı	_	1.20	ns
t <sub>5</sub>	Output to Output Skew on rising edges <sup>[3]</sup>	All outputs equally loaded Measured at V <sub>DD</sub> /2	-	_	200	ps
t <sub>6</sub>	Delay, REFIN Rising Edge to REF Rising Edge <sup>[3]</sup>	Measured at $V_{DD}/2$ from REFIN to any output	-	_	±200	ps
t <sub>7</sub>	Device to Device Skew <sup>[3]</sup>	Measured at $V_{DD}/2$ on the REF pin of the device (pin 1)	-	_	400	ps
t <sub>J</sub>	Period Jitter <sup>[3]</sup>	Measured at Fout < 133.33 MHz, loaded outputs, 15-pF load		80	±175	ps
t <sub>LOCK</sub>	PLL Lock Time <sup>[3]</sup>	Stable power supply, valid clocks presented on REFIN	ı	_	1.0	ms

### **Switching Waveforms**

Figure 2. Duty Cycle Timing




Figure 3. All Outputs Rise/Fall Time





Figure 4. Output-Output Skew



Document #: 38-07249 Rev. \*C



### Switching Waveforms (continued)

Figure 5. Input-Output Propagation Delay






Figure 6. Device-Device Skew



#### **Test Circuits**



### **Ordering Information**


Ordering Code	Package Type	Operating Range
Pb-free		
CY2303SXC	8-Pin 150-mil SOIC	Commercial
CY2303SXCT	8-Pin 150-mil SOIC - Tape and Reel	Commercial
CY2303SXI	8-Pin 150-mil SOIC	Industrial
CY2303SXIT	8-Pin 150-mil SOIC - Tape and Reel	Industrial

Document #: 38-07249 Rev. \*C



# **Package Diagram**

Figure 7. 8-Pin (150-Mil) SOIC S8



51-85066-\*C



#### **Document History Page**

	Document Title: CY2303 Phase-Aligned Clock Multiplier Document Number: 38-07249					
REV.	ECN	Orig. of Change	Submission Date	Description of Change		
**	110514	SZV	01/07/02	Change from Spec number: 38-01036 to 38-07249		
*A	121852	RBI	12/14/02	Power up requirements added to Operating Conditions Information		
*B	390413	RGL	08/10/05	Added Lead-free devices Added typical values for jitter		
*C	2568533	AESA	09/23/08	Updated template. Removed part number CY2303SC and CY2303SI from Selector Guide table. Removed part number CY2303SC, CY2303SCT, CY2303SI, and CY2303SIT.		

#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

DO 00 1 41

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2002-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-07249 Rev. \*C

Revised September 23, 2008

Page 7 of 7