# Low Skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator

DATASHEET

## GENERAL DESCRIPTION

The 8701 is a low skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator . The low impedance LVCMOS outputs are designed to drive  $50\Omega$  series orparallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV\_SELx, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The bank enable inputs, BANK\_EN0:1, support enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The 8701 is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output and part-to-part skew characteristics make the 8701 ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **FEATURES**

- Twenty LVCMOS outputs,  $7\Omega$  typical output impedance
- · One LVCMOS/LVTTL clock input
- Maximum output frequency: 250MHz
- · Bank enable logic allows unused banks to be disabled in reduced fanout applications
- · Output skew: 250ps (maximum)
- · Part-to-part skew: 600ps (maximum)
- · Bank skew: 200ps (maximum)
- Multiple frequency skew: 300ps (maximum)
- 3.3V or mixed 3.3V input, 2.5V output operating supply modes
- 0°C to 70°C ambient operating temperature
- Other divide values available on request
- · Available in lead-free RoHS compliant package

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



48-Pin LQFP 7mm x 7mm x 1.4mm Y Package Top View



TABLE 1. PIN DESCRIPTIONS

| Number                                     | Name                         | Туре   |          | Description   |
|--|------------------------------|--------|----------|---|
| 2, 5, 11,<br>26, 32, 35, 41,<br>44         | $V_{\scriptscriptstyle DDO}$ | Power  |          | Output supply pins.   |
| 7, 9, 18, 21,<br>28, 30, 37, 39,<br>46, 48 | GND                          | Power  |          | Power supply ground.  |
| 16, 20                                     | $V_{_{\mathrm{DD}}}$         | Power  |          | Positive supply pins.   |
| 25, 27, 29,<br>31, 33                      | QA0, QA1, QA2,<br>QA3, QA4   | Output |          | Bank A outputs.LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.  |
| 34, 36, 38,<br>40, 42                      | QB0, QB1, QB2,<br>QB3, QB4   | Output |          | Bank B outputs.LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.  |
| 43, 45, 47,<br>1, 3                        | QC0, QC1, QC2,<br>QC3, QC4   | Output |          | Bank C outputs.LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.  |
| 4, 6, 8,<br>10, 12                         | QD0, QD1, QD2,<br>QD3, QD4   | Output |          | Bank D outputs. LVCMOS / LVTTLinterface levels. $7\Omega$ typical output impedance.   |
| 22   | CLK                          | Input  | Pulldown | LVCMOS / LVTTL clock input.   |
| 13   | DIV_SELD                     | Input  | Pullup   | Controls frequency division for Bank D outputs. LVCMOS / LVTTLinterface levels.   |
| 14   | DIV_SELC                     | Input  | Pullup   | Controls frequency division for Bank C outputs. LVCMOS / LVTTLinterface levels.   |
| 23   | DIV_SELB                     | Input  | Pullup   | Controls frequency division for Bank B outputs. LVCMOS / LVTTLinterface levels.   |
| 24   | DIV_SELA                     | Input  | Pullup   | Controls frequency division for Bank A outputs. LVCMOS / LVTTLinterface levels.   |
| 17, 19                                     | BANK_EN1,<br>BANK_EN0        | Input  | Pullup   | Enables and disables outputs by banks.<br>LVCMOS / LVTTLinterface levels.   |
| 15   | nMR/OE                       | Input  | Pullup   | Master Reset and output enable. When HIGH, output drivers are enabled. Whe LOW, output drivers are in HiZ and dividers are reset. LVCMOS / LVTTLinterface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.



## Table 2. Pin Characteristics

| Symbol                | Parameter                                  | Test Conditions            | Minimum | Typical | Maximum | Units |
|-----------------------|--|----------------------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance                          |                            |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor                      |                            |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor                    |                            |         | 51      |         | kΩ    |
| C <sub>PD</sub>       | Power Dissipation Capacitance (per output) | $V_{DD}, V_{DDO} = 3.465V$ |         |         | 15      | pF    |
| R <sub>out</sub>      | Output Impedance                           |                            |         | 7       |         | Ω     |

Table 3. Function Table

|        | Inputs   |          |          |         | Outputs |         |         |              |
|--------|----------|----------|----------|---------|---------|---------|---------|--------------|
| nMR/OE | BANK_EN1 | BANK_EN0 | DIV_SELx | QA0:QA4 | QB0:QB4 | QC0:QC4 | QD0:QD4 | Qx Frequency |
| 0      | Х        | Х        | Х        | Hi Z    | Hi Z    | Hi Z    | Hi Z    | zero         |
| 1      | 0        | 0        | 0        | Active  | Hi Z    | Hi Z    | Hi Z    | fIN/2        |
| 1      | 1        | 0        | 0        | Active  | Active  | Hi Z    | Hi Z    | fIN/2        |
| 1      | 0        | 1        | 0        | Active  | Active  | Active  | Hi Z    | fIN/2        |
| 1      | 1        | 1        | 0        | Active  | Active  | Active  | Active  | fIN/2        |
| 1      | 0        | 0        | 1        | Active  | Hi Z    | Hi Z    | Hi Z    | fIN          |
| 1      | 1        | 0        | 1        | Active  | Active  | Hi Z    | Hi Z    | fIN          |
| 1      | 0        | 1        | 1        | Active  | Active  | Active  | Hi Z    | fIN          |
| 1      | 1        | 1        | 1        | Active  | Active  | Active  | Active  | fIN          |



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5 V Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V Package Thermal Impedance,  $\theta_{JA}$  47.9°C/W (0 Ifpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

 $\textbf{Table 4A. Power Supply DC Characteristics, } V_{\text{DD}} = 3.3 \text{V} \pm 5\%, V_{\text{DDO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

| Symbol           | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub>  | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDO</sub> | Output Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
|                  |                         |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>DD</sub>  | Power Supply Current    |                 |         |         | 95      | mA    |

4



 $\textbf{TABLE 4B. LVCMOS DC CHARACTERISTICS, V}_{DD} = 3.3 \text{V} \pm 5\%, \text{V}_{DDO} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, \text{Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

| Symbol          | Parameter             |   | Test Conditions   | Minimum | Typical | Maximum               | Units |
|-----------------|-----------------------|---|---|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input<br>High Voltage | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_EN0, BANK_EN1,<br>nMR/OE |   | 2       |         | V <sub>DD</sub> + 0.3 | V     |
|                 |                       | CLK   |   | 2       |         | $V_{DD} + 0.3$        | V     |
| $V_{IL}$        | Input<br>Low Voltage  | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_EN0, BANK_EN1,<br>nMR/OE |   | -0.3    |         | 0.8                   | V     |
|                 |                       | CLK   |   | -0.3    |         | 1.3                   | V     |
| I <sub>IH</sub> | Input<br>High Current | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_EN0, BANK_EN1,<br>nMR/OE | $V_{DD} = _{VIN} = 3.465V$                                  |         |         | 5                     | μA    |
|                 |                       | CLK   | $V_{DD} = _{VIN} = 3.465V$                                  |         |         | 150                   | μΑ    |
| I <sub>IL</sub> | Input<br>Low Current  | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_EN0, BANK_EN1,<br>nMR/OE | V <sub>DD</sub> = 3.465V, <sub>VIN</sub> = 0V               | -150    |         |                       | μΑ    |
|                 |                       | CLK   | $V_{DD} = 3.465V,_{VIN} = 0V$                               | -5      |         |                       | μΑ    |
|                 |                       |   | $V_{DD} = V_{DDO} = 3.135V$<br>$I_{OH} = -36mA$             | 2.6     |         |                       | V     |
| V <sub>OH</sub> | Out                   | put High Voltage  | $V_{DD} = 3.135V,$<br>$V_{DDO} = 2.375$<br>$I_{OH} = -27mA$ | 1.8     |         |                       | V     |
|                 |                       |   | $V_{DD} = V_{DDO} = 3.135V$<br>$I_{OL} = 36mA$              |         |         | 0.5                   | V     |
| V <sub>oL</sub> | Out                   | tput Low Voltage  | $V_{DD} = 3.135V,$<br>$V_{DDO} = 2.375$<br>$I_{OL} = 27mA$  |         |         | 0.5                   | V     |



Table 5A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta =0°C to 70°C

| Symbol           | Parameter                             | Test Conditions                               | Minimum           | Typical  | Maximum           | Units |
|------------------|---------------------------------------|---|-------------------|----------|-------------------|-------|
| f <sub>MAX</sub> | Output Frequency                      |   |                   |          | 250               | MHz   |
| t <sub>PD</sub>  | Propagation Delay; NOTE 1             | f ≤ 200MHz                                    | 2.2               |          | 3.4               | ns    |
| tsk(b)           | Bank Skew; NOTE 2, 7                  | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 200               | ps    |
| tsk(o)           | Output Skew; NOTE 3, 7                | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 250               | ps    |
| tsk(w)           | Multiple Frequency Skew;<br>NOTE 4, 7 | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 300               | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 5, 7          | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 600               | ps    |
| t <sub>R</sub>   | Output Rise Time; NOTE 6              | 30% to 70%                                    | 280               |          | 850               | ps    |
| t <sub>F</sub>   | Output Fall Time; NOTE 6              | 30% to 70%                                    | 280               |          | 850               | ps    |
| odc              | Output Duty Cycle                     | f ≤ 200MHz                                    | tCYCLE/2<br>- 0.5 | tCYCLE/2 | tCYCLE/2<br>+ 0.5 | ns    |
|                  |                                       | f = 200MHz                                    | 2                 | 2.5      | 3                 | ns    |
| t <sub>EN</sub>  | Output Enable Time;<br>NOTE 6         | f = 10MHz                                     |                   |          | 6                 | ns    |
| t <sub>DIS</sub> | Output Disable Time;<br>NOTE 6        | f = 10MHz                                     |                   |          | 6                 | ns    |

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the  $V_{\rm DD}/2$  of the input to  $V_{\rm DDO}/2$  of the output.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{\text{DDO}}/2$ . NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{\rm DDO}/2$ .

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.


**Table 5B. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C


| Symbol           | Parameter                             | Test Conditions                               | Minimum           | Typical  | Maximum           | Units |
|------------------|---------------------------------------|---|-------------------|----------|-------------------|-------|
| f <sub>MAX</sub> | Output Frequency                      |   |                   |          | 250               | MHz   |
| t <sub>PD</sub>  | Propagation Delay; NOTE 1             | f ≤ 200MHz                                    | 2.6               |          | 3.6               | ns    |
| tsk(b)           | Bank Skew; NOTE 2, 7                  | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 225               | ps    |
| tsk(o)           | Output Skew; NOTE 3, 7                | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 250               | ps    |
| tsk(w)           | Multiple Frequency Skew;<br>NOTE 4, 7 | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 300               | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 5, 7          | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 600               | ps    |
| t <sub>R</sub>   | Output Rise Time; NOTE 6              | 30% to 70%                                    | 280               |          | 850               | ps    |
| t <sub>F</sub>   | Output Fall Time; NOTE 6              | 30% to 70%                                    | 280               |          | 850               | ps    |
| odc              | Output Duty Cycle                     | f ≤ 200MHz                                    | tCYCLE/2<br>- 0.5 | tCYCLE/2 | tCYCLE/2<br>+ 0.5 | ns    |
|                  |                                       | f = 200MHz                                    | 2                 | 2.5      | 3                 | ns    |
| t <sub>EN</sub>  | Output Enable Time;<br>NOTE 6         | f = 10MHz                                     |                   |          | 6                 | ns    |
| t <sub>DIS</sub> | Output Disable Time;<br>NOTE 6        | f = 10MHz                                     |                   |          | 6                 | ns    |

For notes, please see T5A above.




# PARAMETER MEASUREMENT INFORMATION






#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT









#### **OUTPUT SKEW**


#### PART-TO-PART SKEW






#### BANK SKEW (where X denotes outputs in the same bank)

PROPAGATION DELAY





**OUTPUT DUTY CYCLE/PULSE WIDTH/PERIIOD** 

**OUTPUT RISE/FALL TIME** 



## **APPLICATION INFORMATION**

#### **Driver Termination**

For LVCMOS Output Termination, please refer to a separate Application Note: LVCMOS Driver Termination.

## RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

OUTPUTS: LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

# **POWER CONSIDERATIONS**

For Power Dissipation, please refer to a separate Application Note: *Power Dissipation for LVCMOS Buffer.* 



# **RELIABILITY INFORMATION**

Table 6.  $\theta_{\rm JA} {\rm vs.}$  Air Flow Table for 48 Lead LQFP

## $\theta_{\text{JA}}$ by Velocity (Linear Feet per Minute)

|  | 0        | 200      | 500      |
|--|----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 47.9°C/W | 42.1°C/W | 39.4°C/W |

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### TRANSISTOR COUNT

The transistor count for 8701 is: 1743



#### PACKAGE OUTLINE - Y SUFFIX FOR 48 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

|         | JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS |            |         |  |  |  |  |
|---------|---|------------|---------|--|--|--|--|
| SYMBOL  | BBC   |            |         |  |  |  |  |
| STWIBOL | MINIMUM                                       | NOMINAL    | MAXIMUM |  |  |  |  |
| N       |   | 48         |         |  |  |  |  |
| Α       |   |            | 1.60    |  |  |  |  |
| A1      | 0.05  |            | 0.15    |  |  |  |  |
| A2      | 1.35  | 1.40       | 1.45    |  |  |  |  |
| b       | 0.17  | 0.22       | 0.27    |  |  |  |  |
| С       | 0.09  |            | 0.20    |  |  |  |  |
| D       |   | 9.00 BASIC |         |  |  |  |  |
| D1      |   | 7.00 BASIC |         |  |  |  |  |
| D2      |   | 5.50 Ref.  |         |  |  |  |  |
| E       |   | 9.00 BASIC |         |  |  |  |  |
| E1      |   | 7.00 BASIC |         |  |  |  |  |
| E2      |   | 5.50 Ref.  |         |  |  |  |  |
| е       |   | 0.50 BASIC |         |  |  |  |  |
| L       | 0.45 0.60 0.75                                |            |         |  |  |  |  |
| θ       | 0°  |            | 7°      |  |  |  |  |
| ccc     |   |            | 0.08    |  |  |  |  |

Reference Document: JEDEC Publication 95, MS-026



#### Table 8. Ordering Information

| Part/Order Number | Marking     | Package                  | Shipping Packaging | Temperature |
|-------------------|-------------|--------------------------|--------------------|-------------|
| 8701CYLF          | ICS8701CYLF | 48 Lead "Lead-Free" LQFP | tray               | 0°C to 70°C |
| 8701CYLFT         | ICS8701CYLF | 48 Lead "Lead-Free" LQFP | 1000 tape & reel   | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



| Rev | Table    | Page   | Description of Change  | Date        |
|-----|----------|--------|--|-------------|
| В   | 5A<br>5B | 5<br>7 | Updated notes. Updated notes.  | 10/4/01     |
| -   | 02       | 8 - 10 | Updated drawings   | . 6, ., 6 . |
|     | 4B       | 4      | Revised V <sub>IH</sub> rows from 3.8 Maximum to V <sub>DD</sub> + 0.3 Maximum.                        |             |
| C   | 4D       | 6      | Revised $V_{IH}$ rows from 3.8 Maximum to $V_{DD}$ + 0.3 Maximum.                                      | 11/28/01    |
|     |          | 11     | Added Power Dissipation and Driver Termination notes.  |             |
| C   | 1        | 2      | Pin Description Table, revised nMR/OE description.   | 8/19/02     |
|     |          | 9      | Updated Output Rise/Fall Time Diagram.   | 0/10/02     |
|     |          | 1      | Features Section - added lead-free bullet.   |             |
|     | T2       | 3      | Pin Characteristics Table - Changed CIN from 4pF max to 4pF typical.                                   |             |
| _   | 12       | 7      | Parameter Measurement Information - added Bank Skew diagram.   |             |
| D   |          | 8      | Application Information - added Recommenations for Unused Input and                                    | 2/27/06     |
|     | Т8       |        | Output Pins.   |             |
|     |          | 11     | Ordering Information Table - added lead-free part number, marking and note.                            |             |
|     |          |        | Updated format throughout the data sheet.  |             |
| _   | то.      |        | Updated datasheet's header/footer with IDT from ICS.   | 7/04/40     |
| E   | T8       | 11     | Removed ICS prefix from Part/Order Number column.  | 7/31/10     |
|     |          | 13     | Added Contact Page.  |             |
| F   | Т8       | 11     | Ordering Information - removed leaded devices. PDN CQ-13-02. Updated format throughout the data sheet. | 1/22/15     |

12



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.