

PI6CV857B

1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory

Product Features

- Operating Frequency up to 200 MHz and exceeds PC2700 RDIMM specification
- Distributes one differential clock input pair to ten differential clock output pairs.
- Inputs (CLK, <u>CLK</u>) and (FBIN, <u>FBIN</u>): SSTL_2
- Input PWRDWN: LVCMOS
- Outputs $(Yx, \overline{Yx}), (FBOUT, \overline{FBOUT})$: SSTL_2
- External feedback pins (FBIN, FBIN) are used to synchronize the outputs to the clock input.
- Operates at $AV_{DD} = 2.5V$ for core circuit and internal PLL, and $V_{DDQ} = 2.5V$ for differential output drivers
- Packages (Pb-free and Green available):
 -48-pin TSSOP

Product Description

PI6CV857BPLL clock device is developed for registered DDR DIMM applications This PLL Clock Buffer is designed for $2.5 V_{DDQ}$ and $2.5 V_{AV_{DD}}$ operation and differential data input and output levels. The device is a zero delay buffer that distributes a differential clock input pair (CLK, CLK) to ten differential pairs of clock outputs (Y[0:9], Y[0:9]) and one differential pair feedback clock outputs (FBOUT, FBOUT). The clock outputs are controlled by the input clocks (CLK, CLK), the feedback clocks (FBIN, FBIN), the 2.5V LVCMOS input (PWRDWN) and the Analog Power input (AV_{DD}). When input PWRDWN is low while power is applied, the input receivers are disabled, the PLL is turned off and the differential clock outputs are 3-stated. When the AV_{DD} is strapped low, the PLL is turned off and bypassed for test purposes.

When the input frequency falls below a suggested detection frequency that is below the operating frequency of the PLL, the device will enter a low power mode. An input frequency detection circuit will detect the low frequency condition and perform the same low power features as when the PWRDWN input is low.

The PLL in the PI6CV857B clock driver uses the input clocks (CLK, $\overline{\text{CLK}}$) and the feedback clocks (FBIN, $\overline{\text{FBIN}}$) to provide high-performance, low-skew, low-jitter output differential clocks ($\overline{\text{Y}[0:9]}$, Y[0:9]). The PI6CV857B is also able to track Spread Spectrum Clocking for reduced EMI.

Pin Configurations: 48-pin TSSOP (package code A)



Block Diagram





Pinout Table

Pin Name	Pin No.	I/O Type	Description
$\frac{\text{CLK}}{\text{CLK}}$	13 14	Ι	Reference Clock input
Yx	3,5,10,20,22,27,29,39,44,46		Clock outputs.
Yx	2,6,9,19,23,26,30,40,43,47	0	Complement Clock outputs.
FBOUT FBOUT	32 33	0	Feedback output, and Complement Feedback Output
FBIN FBIN	36 35		Feedback Input, and Complement Feedback Input
PWRDWN	37	Ι	Power down and output disable for all Yx and \overline{Yx} outputs. When $\overline{PWRDWN} = 0$, the part is powered down and the differential clock outputs are disabled to a 3-state. When $\overline{PWRDWN} = 1$, all differential clock outputs are enabled and run at the same frequency as CLK.
V _{DDQ}	4,11,12,15,21,28,34,38,45		Power Supply for I/O.
AV _{DD}	16	Power	Analog /core power supply. AV_{DD} can be used to bypass the PLL for testing purposes. When AV_{DD} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	17	Ground	Analog/core ground. Provides the ground reference for the analog/core circuitry
GND	1,7,8,18,24,25,31,41,42,48	GIULIU	Ground

Function Table

	Inputs			Outputs				PLL
AV _{DD}	PWRDWN	CLK	CLK	Y	Ŧ	FBOUT	FBOUT	
GND	Н	L	Н	L	Н	L	Н	Bypassed/off
GND	Н	Н	L	Н	L	Н	L	Bypassed/off
X	L	L	Н	Z	Z	Z	Z	off
X	L	Н	L	Z	Z	Z	Z	off
2.5V(nom)	Н	L	Н	L	Н	L	Н	on
2.5V(nom)	Н	Н	L	Н	L	Н	L	on
2.5V(nom)	Х	<20 N	fHz ⁽¹⁾	Z	Z	Z	Z	off

Notes: For testing and power saving purposes, PI6CV857B will power down if the frequency of the reference inputs CLK, <u>CLK</u> is well below the operating frequency range. The maximum power down clock frequency is below 20 MHz. For example, PI6CV857B will be powered down when the CLK, <u>CLK</u> stop running.

Z = High impedance

X = Don't care



Symbol	Parameter		Max.	Units	
V _{DDQ} , AV _{DD}	V _{DD} I/O supply voltage range and analog/core supply voltage range		3.6		
VI	V _I Input voltage range		$V_{} + 0.5$	V	
Vo	Output voltage range	- 0.5	V _{DDQ} +0.5		
I _{IK}	Input Clamp Current	- 50	50		
I _{OK}	Output Clamp Current	- 50	50		
IO			50	mA	
I _{O(PWR)}	Continuous current through each V_{DD} , V_{DDQ} , or GND	- 100	100		
Tstg	Storage temperature	- 65	150	°C	

Absolute Maximum Ratings (Over operating free-air temperature range)

Note: Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

DC Specifications Recommended Operating Conditions

Symbol	Parameter	Min.	Nom.	Max.	Units
AV _{DD}	Analog/core supply voltage	2.3	2.5	2.7	
V _{DDQ}	Output supply voltage	2.3	2.5	2.7	
V _{IL}	Low-level input voltage for PWRDWN pin	-0.3		0.7	V
V _{IH}	High-level input voltage for PWRDWN pin	1.7		V _{DDQ} +0.3	
VI	Input Voltage	0		V _{DDQ}	
I _{OH}	High-level output current	_		12	
I _{OL}	Low-level output current	_		-12	mA
V _{IX}	Input differential-pair crossing voltage	(V _{DDQ} /2) -0.2		(V _{DDQ} /2) +0.2	
V _{IN}	Input voltage level	-0.3		V _{DDQ} +0.3	
V _{ID}	Input differential voltage between CLK and $\overline{\text{CLK}}$	0.36		V _{DDQ} +0.6	V
V _{OD}	Output differential voltage between $Y[n] \& \overline{Y[n]}$ and FBOUT & FBOUT	0.7		V _{DDQ} +0.6	
T _A	Operating free air temperature	-40		85	°C



Symbol	Description	AVDD, VDDQ	Units		
Symbol	Description	Min.	Max.	Units	
£	Operating clock frequency ^(1,2)	60	200	MIL	
f_{CK}	Application clock frequency ⁽³⁾	95	200	MHz	
t _{DC}	Input clock duty cycle	40	60	%	
t _{STAB}	PLL stabilization time after powerup		100	μs	

Timing Requirements (Over recommended operating free-air temperature)

Notes:

- 1. The PLL is able to handle spread spectrum induced skew.
- 2. Operating clock frequency indicates a range over which the PLL is able to lock, but in which the clock is not required to meet the other timing parameters. (Used for low-speed debug).
- 3. Application clock frequency indicates a range over which the PLL meets all of the timing parameters.

Electrical Characteristics (Over recomended operating free-air temperature)

	Parameter	Test Conditions	A _{VDD} , V _{DDQ}	Min.	Тур.	Max.	Units
V _{IK}	All inputs	$I_I = -18 \text{mA}$	2.3V			-1.2	
V		$I_{OH} = -100 \mu A$	2.3 to 2.7V	VDDQ- 0.1			v
V _{OH}	High output voltage	$I_{OH} = -12mA$	2.3V	1.7			
V	Low output voltage	$I_{OL} = 100 \mu A$	2.3 to 2.7V			0.1	
V _{OL}	Low output voltage	$I_{OL} = 12mA$	2.3V			0.6	
II	CLK, FBIN	$V_I = V_{DDQ}$ or GND				±10	μА
	PWRDWN	$V_{I} = V_{DDQ}$ or GND				±10	
T	Dynamic supply current of V_{DDQ}	$V_{DD} = 2.7 V$	2.7V			300	mA
I _{DDQ}	Static supply current	$\frac{\text{CLK & }\overline{\text{CLK}} < 20 \text{ MHz or}}{\text{PWRDWN} = \text{Low}^{(4)}}$				100	μΑ
	Dynamic supply current of AV _{DD}	$V_{DD} = 2.7 V$				12	mA
I _{ADD}	Static supply current	$\frac{\text{CLK \& \overline{\text{CLK}}}}{\text{PWRDWN}} = \text{Low}^{(4)}$				100	μΑ
CI	CLK and $\overline{\text{CLK}}$	$V_{I} = V_{DDQ}$ or GND	2.5V	2.0		3.5	
CI	FBIN and FBIN						
C	CLK and $\overline{\text{CLK}}$	V = V or CND	2.51	0.25		0.25	pF
$C_{I(\Delta)}$	FBIN and FBIN	$V_{I} = V_{DDQ}$ or GND	2.5V	-0.25		0.25	P*
ΔC_{I}	Part to Part input Capacitance Variation ⁽⁵⁾	$V_{I} = V_{DDQ}$ or GND	2.5V			1	

Note:

4. The maximum power-down clock frequency is below 20 MHz.

5. Guaranteed by design, but not production tested.



AC Specifications

Switching characteristics over recommended operating free-air temperature range (unless otherwise noted)(See Figure 1 & 2)

D	Description	D	AV _{CC} , V	$AV_{CC}, V_{DDQ} = 2.5V \pm 0.2V$			
Parameter	Description	Diagram	Min.	Nom.	Max	Units	
tjit(cc)	Cycle-to-cycle jitter	see Figure 3	-50		50		
t(θ)	Static phase offset ⁽¹⁾	see Figure 4	-50	0	50		
tsk(o)	Output clock skew	see Figure 5			75	ps	
tjit(per)	Period jitter	see Figure 6	-75		75		
tjit(hper)	Half-period jitter	see Figure 7	-100		100		
tsl(i)	Input clock slew rate ⁽²⁾	see Figure 8	1.0		4.0	X 7/	
tsl(o)	Output clock slew rate ⁽²⁾	see Figure 8	1.0		2.0	V/ns	
V _{OX}	Output Differential Cross-Voltage		(V _{DDQ} /2) -0.1		(V _{DDQ} /2) +0.1	V	
The PLL is capable	of meeting all the above parameters w	hile supporting SSC sy	unthesizers with	the following	g parameters ⁽³⁾ .		
	SSC modulation frequency		30.00		50.00	kHz	
	SSC clock input frequency deviation	n	0.00		-0.50	%	
	PLL loop bandwidth		2			MHz	
	Phase angle				-0.031	degrees	

Notes:

1. Static Phase offset does not include Jitter.

2. All AC parameters are measured using test load shown in Figure 2.

3. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.





Figure 1. IBIS Model Output Load



Figure 2. Output Load Test Circuit





Figure 3. Cycle-to-Cycle Jitter



Figure 4. Static Phase Offset



Figure 5. Output Skew



PI6CV857B 1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory



Figure 6. Period Jitter







Figure 8. Input and Output Slew Rates



PI6CV857B 1:10 PLL Clock Driver for 2.5V DDR-SDRAM Memory

Packaging Mechanical: 48-Pin TSSOP



Ordering Information

Ordering Code	Packaging Code	Package Type
PI6CV857BA	А	48-pin, 240-mil wide TSSOP
PI6CV857BAE	А	Pb-free and Green 48-pin, 240-mil wide TSSOP

Notes:

1. Thermal characteristics can be found on the company web site at http://www.pericom.com/packaging/