August 1998

NMC27C64 65,536-Bit (8192 x 8) CMOS EPROM



NMC27C64 65,536-Bit (8192 x 8) CMOS EPROM

General Description

The NMC27C64 is a 64K UV erasable, electrically reprogrammable and one-time programmable (OTP) CMOS EPROM ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C64 is designed to operate with a single +5V power supply with $\pm 10\%$ tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.

The NMC27C64Q is packaged in a 28-pin dual-in-line package with a quartz window. The quartz window allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

The NMC27C64N is packaged in a 28-pin dual-in-line plastic molded package without a transparent lid. This part is ideally

suited for high volume production applications where cost is an important factor and programming only needs to be done once.

This family of EPROMs are fabricated with Fairchild's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- High performance CMOS —150 ns access time
- JEDEC standard pin configuration —28-pin Plastic DIP package —28-pin CERDIP package
- Drop-in replacement for 27C64 or 2764
- Manufacturers identification code



Connection Diagram

27C512 27512	27C256 27256	27C128 27128	27C32 2732	27C16 2716	-	NMC	27C64	_	27C16 2716	27C32 2732	27C128 27128	27C256 27256	27C512 27512
A15	VPP	VPP			V _{PP} □	1	28	Vcc			V _{CC}	V _{CC}	V _{CC}
A12	A ₁₂	A ₁₂			A12	2	27	PGM			PGM	A14	A14
A7	A7	A7	A7	A7	A7 🗌	3	26	NC	Vcc	Vcc	A13	A13	A13
A6	A6	A6	A6	A6	A6 🗌	4	25	A8	A8	A8	A8	A8	A8
A5	A5	A5	A5	A5	A5 □	5	24	□A9	A9	A9	A9	A9	A9
A4	A4	A4	A4	A4	A4 🗌	6	23	A11	VPP	A11	A11	A11	A11
A3	A3	A3	A3	A3	A3	7	22	OE	OE	OE/V _{PP}	OE	ŌĒ	OE/V _{PP}
A2	A ₂	A2	A2	A2	A2[]	8	21	A10	A10	A10	A10	A10	A10
A1	A1	A1	A1	A1	A1	9	20	CE	CE/PGM	CE	CE	CE/PGM	CE
A ₀	AO	A ₀	A ₀	A ₀	A0	10	19	07	07	07	07	07	07
O ₀	O ₀	O ₀	00	00	O0□	11	18	06	O6	O6	O6	O6	0 ₆
01	01	01	01	01	01□	12	17	05	05	O5	05	O5	05
02	O2	02	02	02	O2□	13	16	04	04	04	04	04	04
GND	GND	GND	GND	GND	GND	14	15	03	O3	O3	O3	O3	O3
et compat	ible EPRO	M pin conf	igurations	s are show	ı vn in the b	locks adia	acent to the N	IMC27C64	pins.				

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64 pins.

Pin Names

A0-A12	Addresses
CE	Chip Enable
ŌE	Output Enable
O ₀ –O ₇	Outputs
PGM	Program
NC	No Connect
V _{PP}	Programming Voltage
V _{cc}	Power Supply
GND	Ground

Commercial Temperature Range V_{CC} = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C64Q 150	150
NMC27C64Q 200	200
NMC27C64Q 250	250

Extended Temp Range (-40°C to +85°C) $V_{\rm CC}$ = 5V $\pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C64QE, NE150	150
NMC27C64QE, NE200	200

Absolute Maximum Rating	S (Note 1)	Power Dissipation	1.0W
Temperature Under Bias	-55°C to +125°C	Lead Temperature	300°C
Storage Temperature	-65°C to +150°C	(Soldering, 10 sec.)	300-0
All Input Voltages except A9 with Respect to Ground (Note 10)	+6.5V to -0.6V	ESD Rating (Mil Spec 883C, Method 3015.2)	2000V
All Output Voltages with Respect to Ground (Note 10)V _{Ct}	2 +1.0V to GND -0.6V	Operating Conditions (N	ote 7)
V _{PP} Supply Voltage and A ₉ with Respect to Ground During Programming	+14.0V to -0.6V	Temperature Range NMC27C64Q 150, 200 NMC27C64N 150, 200 NMC27C64QE 150, 200	0°C to +70°C -40°C to +85°C
V _{CC} Supply Voltage with Respect to Ground	+7.0V to -0.6V	NMC27C64NE 150, 200	-40 0 10 +85 0

READ OPERATION

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Ι _U	Input Load Current	$V_{IN} = V_{CC}$ or GND			10	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{IH}$			10	μA
I _{CC1} (Note 9)	V _{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$,f=5 MHz Inputs = V _{IH} or V _{IL} , I/O = 0 mA		5	20	mA
I _{CC2} (Note 9)	V _{CC} Current (Active) CMOS Inputs	$\overline{CE} = GND$, f = 5 MHz Inputs = V _{CC} or GND, I/O = 0 mA		3	10	mA
I _{CCSB1}	V _{CC} Current (Standby) TTL Inputs	CE = V _{IH}		0.1	1	mA
I _{CCSB2}	V _{CC} Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.5	100	μΑ
I _{PP}	VPP Load Current	$V_{PP} = V_{CC}$		10	μA	
VIL	Input Low Voltage		-0.1		0.8	V
V _{IH}	Input High Voltage		2.0		V _{CC} +1	V
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA			0.45	V
V _{OH1}	Output High Voltage	I _{OH} = -400 μA	2.4			V
V _{OL2}	Output Low Voltage	I _{OL} = 0 μA			0.1	V
V _{OH2}	Output High Voltage	I _{OH} = 0 μA	V _{CC} - 0.1			V

AC Electrical Characteristics

				NMC27C64				
Symbol	Parameter	Conditions	150, 1	E150	200, E200		Units	
			Min	Max	Min	Max		
t _{ACC}	Address to Output Delay	$\frac{\overline{CE} = \overline{OE} = V_{IL}}{\overline{PGM} = V_{IH}}$		150		200	ns	
t _{CE}	CE to Output Delay	$\overline{OE} = V_{IL}, \ \overline{PGM} = V_{IH}$		150		200	ns	
t _{OE}	OE to Output Delay	$\overline{CE} = V_{IL}, \ \overline{PGM} = V_{IH}$		60		60	ns	
t _{DF}	OE High to Output Float	$\overline{CE} = V_{IL}, \ \overline{PGM} = V_{IH}$	0	60	0	60	ns	
t _{CF}	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	60	0	60	ns	
t _{OH}	Output Hold from Addresses, CE or OE , Whichever Occurred First	$\frac{\overline{CE} = \overline{OE} = V_{IL}}{\overline{PGM} = V_{IH}}$	0		0		ns	

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	9	12	pF

Capacitance TA = +25°C, f = 1 MHz (Note 2) NMC27C64N

Symbol	Parameter	Conditions	Тур	Max	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	5	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	10	pF

AC Test Conditions

Output Load 1 TTL Gate and $C_L = 100 \text{ pF}$ (Note 8)

Input Rise and Fall Times	≤5 ns
Input Pulse Levels	0.45V to 2.4V
Timing Measurement Reference Level	
Inputs	0.8V and 2V
Outputs	0.8V and 2V

AC Waveforms (Note 6) (Note 9)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: \overline{OE} may be delayed up to t_{ACC} - t_{OE} after the falling edge of \overline{CE} without impacting t_{ACC} .

Note 4: The t_{DF} and t_{CF} compare level is determined as follows: High to TRI-STATE (9), the measured V_{OH1} (DC) _ 0.10V;

Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using \overline{OE} or \overline{CE}

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: $I_{OL} = 1.6 \text{ mA}, I_{OH} = -400 \text{ }\mu\text{A}.$

CL: 100 pF includes fixture capacitance

Note 9: V_{PP} may be connected to V_{CC} except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{AS}	Address Setup Time		2			μs
t _{OES}	OE Setup Time		2			μs
t _{CES}	CE Setup Time		2			μs
t _{DS}	Data Setup Time		2			μs
t _{VPS}	V _{PP} Setup Time		2			μs
t _{vcs}	V _{CC} Setup Time		2			μs
t _{AH}	Address Hold Time		0			μs
t _{DH}	Data Hold Time		2			μs
t _{DF}	Output Enable to Output Float Delay	$\overline{CE} = V_{IL}$	0		130	ns
t _{PW}	Program Pulse Width		0.45	0.5	0.55	ms
t _{OE}	Data Valid from OE	CE = V _{IL}			150	ns
I _{PP}	V _{PP} Supply Current During Programming Pulse	$\frac{\overline{CE}}{PGM} = V_{ L}$			30	mA
I _{CC}	V _{CC} Supply Current				10	mA
T _A	Temperature Ambient		20	25	30	°C
V _{cc}	Power Supply Voltage		5.75	6.0	6.25	V
V _{PP}	Programming Supply Voltage		12.2	13.0	13.3	V
t _{FR}	Input Rise, Fall Time		5			ns
VIL	Input Low Voltage			0.0	0.45	V
V _{IH}	Input High Voltage		2.4	4.0		V
t _{IN}	Input Timing Reference Voltage		0.8	1.5	2.0	V
t _{out}	Output Timing Reference Voltage		0.8	1.5	2.0	V

Programming Characteristics (Note 11) (Note 12) (Note 13) (Note 14)



Note 11: Fairchild's standard product warranty applies to devices programmed to specifications described herein.

Note 12: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC} .

Note 13: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V_{PP}, V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 14: Programming and program verify are tested with the interactive Program Algorithm, at typical power supply voltages and timings.



Functional Description

DEVICE OPERATION

The six modes of operation of the NMC27C64 are listed in Table 1. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The V_{CC} power supply must be at 6V during the three programming modes, and at 5V in the other three modes.

Read Mode

The NMC27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin (PGM) should be at V_{IH} except during programming. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of OE, assuming that \overline{CE} has been low and addresses have been stable for at least t_{ACC} – t_{OE}.

The sense amps are clocked for fast access time. V_{CC} should therefore be maintained at operating voltage during read and verify. If V_{CC} temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

Standby Mode

The NMC27C64 has a standby mode which reduces the active power dissipation by 99%, from 55 mW to 0.55 mW. The NMC27C64 is placed in the standby mode by applying a CMOS high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tying

Because NMC27C64s are usually used in larger memory arrays, Fairchild has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- 1. the lowest possible memory power dissipation, and
- 2. complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recomended that \overline{CE} (pin 20) be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 1 (V_{PP}) will damage the NMC27C64.

Initially, all bits of the NMC27C64 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. A "0" cannot be changed to a "1" once the bit has been programmed.

The NMC27C64 is in the programming mode when the V_{PP} power supply is at 12.75V and \overline{OE} is at V_{IH}. It is required that at least a 0.1 μ F capacitor be placed across V_{PP}, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming, \overline{CE} should be kept TTL low at all times while V_{PP} is kept at 12.75V.

When the address and data are stable, an active low, TTL program pulse is applied to the \overrightarrow{PGM} input. A program pulse must be applied at each address location to be programmed. The NMC27C64 is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of 100 μ s pulses until it verfies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μ s pulse. The NMC27C64 must not be programmed with a DC signal applied to the PGM input.

Programming multiple NMC27C64s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled NMC27C64s. If an application requires erasing and reprogramming, the NMC27C64Q UV erasable PROM in a windowed package should be used.

Pins Mode	CE (20)	OE (22)	PGM (27)	V _{PP} (1)	V _{cc} (28)	Outputs (11–13, 15–19)
Read	V _{IL}	V _{IL}	V _{IH}	5V	5V	D _{OUT}
Standby	V _{IH}	Don't Care	Don't Care	5V	5V	Hi-Z
Output Disable	Don't Care	V _{IH}	V _{IH}	5V	5V	Hi-Z
Program	V _{IL}	V _{IH}		13V	6V	D _{IN}
Program Verify	V _{IL}	V _{IL}	V _{IH}	13V	6V	D _{OUT}
Program Inhibit	V _{IH}	Don't Care	Don't Care	13V	6V	Hi-Z

TABLE 1. Mode Selection

Functional Description (Continued)

Program Inhibit

Programming multiple NMC27C64s in parallel with different data is also easily accomplished. Except for CE all like inputs (including OE and PGM) of the parallel NMC27C64 may be common. A TTL low level program pulse applied to an NMC27C64's PGM input with CE at V_{IL} and V_{PP} at 13.0V will program that NMC27C64. A TTL high level CE input inhibits the other NMC27C64s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 13.0V. V_{PP} must be at V_{CC}, except during programming and program verify.

MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64 has a manufacturer's identification code to aid in programming. The code, shown in Table 2, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64 is "8FC2", where "8F" designates that it is made by Fairchild Semiconductor, and "C2" designates a 64k part.

The code is accessed by applying $12V\pm0.5V$ to address pin A9. Addresses A1–A8, A10–A12, CE, and OE are held at V_{IL} . Address A0 is held at V_{IL} for the manufacturer's code, and at V_{IH} for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C \pm 5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

ERASURE CHARACTERISTICS

The erasure characteristics of the NMC27C64 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the $3000\text{\AA} - 4000\text{\AA}$ range.

After programming, opaque labels should be placed over the NMC27C64's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C64 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm².

The NMC27C64 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between $V_{\rm CC}$ and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Pins	A0 (10)	O7 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	01 (12)	O0 (11)	Hex Data
Manufacturer Code	V_{IL}	1	0	0	0	1	1	1	1	8F
Device Code	$V_{\rm IH}$	1	1	0	0	0	0	1	0	C2

TABLE 2. Manufacturer's Identification Code



		but notice to change said circuitry and specifications.

Fax:

Tel:

Email: Tel: Tel: Tel:

Deutsch

English Français

Italiano

Fax 1-800 737-7018

www.fairchildsemi.com

+49 (0) 1-80-530 85 86

europe.support@nsc.com +49 (0) 1 80-530 85 85 +49 (0) 1 80-532 78 32 +49 (0) 1 80-532 93 58

+49 (0) 1 80-534 16 80

Tsimshatsui Kowloon

Hong Kong Tel; (852) 2737-1600

Fax: (852) 2736-9960

Fax: 81-3-5620-6179