

MCP19122/3 Flash Memory Programming Specification

This document includes the programming specifications for the following devices:

- MCP19122
- MCP19123

1.0 PROGRAMMING THE MCP19122/3 DEVICES

The MCP19122/3 devices are programmed using a serial method. The Serial mode will allow these devices to be programmed while in the user's system. These programming specifications apply to all of the above devices in all packages.

1.1 Hardware Requirements

This family of devices requires one power supply for V_{IN} (see Table 6-1). The V_{DD} that is used to bias all internal circuitry is internally generated and regulated to 5V. A 1 μ F ceramic capacitor must be placed between the V_{DD} and P_{GND} pins.

1.2 Program/Verify Mode

The Program/Verify mode for this family of devices allows programming of user program memory, user ID locations, the Calibration Word and the Configuration Word.

FIGURE 1-1: PIN DIAGRAM – 24-PIN QFN (MCP19122)



TABLE 1-1: PIN DESCRIPTIONS IN PROGRAM/VERIFY MODE: MCP19122

Pin Name	During Programming					
Pin Name	Function Pin Type		Pin Description			
GPA7	ICSPCLK	I	Clock Input – Schmitt Trigger Input			
GPA6	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input			
MCLR	Program/Verify mode	P ⁽¹⁾	Program Mode Select			
V _{IN}	V _{IN}	Р	Device Power Supply Input			
V _{DD}	V _{DD}	Р	Power Supply Output			
GND	V _{SS}	Р	Ground			

Legend: I = Input, O = Output, P = Power

Note 1: In the MCP19122, the programming high voltage is internally generated. To activate the Program/Verify mode, a voltage of V_{IHH} and a current of I_{IHH} (see Table 6-1) need to be applied to the MCLR input.

FIGURE 1-2: MCP19122 PROGRAMMING WIRING DIAGRAM





TABLE 1-2: PIN DESCRIPTIONS IN PROGRAM/VERIFY MODE: MCP19123

Pin Name	During Programming				
Fininame	Function	Pin Type	Pin Description		
GPB5	ICSPCLK	I	Clock Input – Schmitt Trigger Input		
GPB4	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input		
MCLR	Program/Verify mode	P ⁽¹⁾	Program Mode Select		
V _{IN}	V _{IN}	Р	Device Power Supply Input		
V _{DD}	V _{DD}	Р	Power Supply Output		
GND	V _{SS}	Р	Ground		

Legend: I = Input, O = Output, P = Power

Note 1: In the MCP19123, the programming high voltage is internally generated. To activate the Program/Verify mode, a voltage of V_{IHH} and a current of I_{IHH} (see Table 6-1) need to be applied to the MCLR input.

FIGURE 1-4: MCP19123 PROGRAMMING WIRING DIAGRAM



2.0 MEMORY DESCRIPTION

2.1 Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF. In Program/Verify mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The Program Counter (PC) will increment from 0x0000 to 0x1FFF and wrap to 0x0000. If the PC is between 0x2000 to 0x3FFF, it will wrap-around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and re-enter Program/Verify mode as described in Section 3.0 "Program/Verify Mode".

For all of the devices covered in this document, the configuration memory space, 0x2000 to 0x208F, is physically implemented. However, only locations 0x2000 to 0x2003, 0x2007, and 0x2080 to 0x208F are available. Other locations are reserved.

2.2 User ID Locations

A user may store identification information (user ID) in four designated locations. The user ID locations are mapped in 0x2000 to 0x2003. It is recommended that the user use only the seven Least Significant bits (LSbs) of each user ID location. The user ID locations read out normally, even after code protection is enabled. It is recommended that ID locations are written as 'xx xxxx xbbb bbbb', where 'bbb bbbb' is the user ID information.

The 14 bits may be programmed, but only the seven LSbs are read and displayed by the MPLAB[®] Integrated Development Environment (IDE).

2.3 Calibration Word

For all of the devices covered in this document, Calibration Words are included to allow storing the trim values for various analog peripherals (e.g., INTOSC module) at final test. These values are stored in the Calibration Words 0x2080 to 0x208F. See the applicable device data sheet for more information.

The Calibration Words do not necessarily participate in the erase operation, unless a specific procedure is executed. Therefore, the device can be erased without affecting the Calibration Words. This simplifies the erase procedure, since these values do not need to be read and restored after the device is erased.



MCP19122/3 PROGRAM MEMORY MAPPING



3.0 PROGRAM/VERIFY MODE

Two methods are available to enter the Program/Verify mode. "V_{PP}-first" is entered by <u>holding</u> ICSPDAT and ICSPCLK low while raising the MCLR pin from V_{IL} to V_{IHH} (high voltage), then applying V_{DD} and data. This method can be used for any Configuration Word selection and **must** be used if the internal MCLR option is selected (MCLRE = 0). The TEST_EN-first entry prevents the device from executing code prior to entering the Program/Verify mode. See the timing diagram in Figure 3-1.

The second entry method, "V_{DD}-first", is entered by applying V_{DD}, holding ICSPDAT and ICSPCLK low, then raising the \overline{MCLR} pin from V_{IL} to V_{IHH} (high voltage), followed by data. This method can be used for any Configuration Word selection, **except** when the internal \overline{MCLR} option is selected (MCLRE = 0). This programming technique is also useful when programming the device with V_{DD} already applied, for it is not necessary to disconnect the V_{DD} to enter the Program/Verify mode. See the timing diagram in Figure 3-2.

Once in Program/Verify mode, the program memory and configuration memory can be accessed and programmed in a serial fashion. ICSPDAT and ICSPCLK are Schmitt Trigger inputs in this mode.

The sequence that enters the device into the Program/Verify mode places all other logic into the Reset state (the $\overline{\text{MCLR}}$ pin was initially at V_{IL}). Therefore, all I/Os are in the Reset state (high-impedance inputs) and the PC is cleared.

To prevent a device configured with internal $\overline{\text{MCLR}}$ from executing after exiting Program/Verify mode, the V_{DD} needs to power-down before TEST_EN. See Figure 3-3 for the timing diagram.

The MCP19122/3's V_{DD} is internally generated by applying voltage to the V_{IN} pin. See Table 6-1 for the appropriate range for V_{IN}. To remove V_{DD}, V_{IN} must be removed.





V_{DD}-FIRST PROGRAM/ VERIFY MODE ENTRY







3.1 **Program/Erase Algorithms**

The MCP19122/3 program memory may be written in two ways. The fastest method writes four words at a time. However, one-word writes are also supported. The four-word algorithm is used to program the program memory only. The one-word algorithm can write any available memory location (e.g., program memory, configuration memory and calibration memory).

After writing the array, the PC may be reset and read back to verify the write. It is not possible to verify immediately following the write because the PC can only increment, not decrement.

A device Reset will clear the PC and set the address to '0'. The Increment Address command will increment the PC. The Load Configuration command will set the PC to 0x2000. The available commands are shown in Table 3-1.

3.1.1 FOUR-WORD PROGRAMMING

The MCP19122/3 program memory can be written four words at a time using the four-word algorithm. Configuration memory (addresses > 0x2000) and non-aligned (Addresses Modulo 4 not equal to zero) starting addresses must use the one-word programming algorithm.

This algorithm writes four sequential addresses in program memory. The four addresses must point to a four-word block with an Address Modulo 4 of 0, 1, 2 and 3. For example, programming Addresses 4-7 can be programmed together. Programming Addresses 2-5 will create an unexpected result.

The sequence for programming four words of program memory at a time is:

- 1. Load a word at the current program memory address using the Load Data For Program Memory command. This location must be Address Modulo 4 equal to 0.
- 2. Issue an Increment Address command to point to the next address in the block.
- 3. Load a word at the current program memory address using the Load Data For Program Memory command.
- 4. Issue an Increment Address command to point to the next address in the block.
- 5. Load a word at the current program memory address using the Load Data For Programming Memory command.
- 6. Issue and Increment Address command to point to the next address in the book.
- 7. Load a word at the current program memory address using the Load Data For Programming Memory command.
- 8. Issue a Begin Programming command externally timed.

- 9. Wait T_{PROG}1.
- 10. Issue End Programming.
- 11. Wait T_{DIS}.
- 12. Issue an Increment Address command to point to the start of the next block of addresses.
- 13. Repeat steps 1 through 12 as required to write the desired range of program memory.

See Table 3-12 for more information.

3.1.2 ERASE ALGORITHMS

The MCP19122/3 devices will erase different memory locations depending on the PC and CP. The following sequences can be used to erase noted memory locations. To erase the program memory and Configuration Word (0x2007), the following sequence must be performed. Note the Calibration Words (0x2080 to 0x208F) and user ID (0x2000-0x2003) will **not** be erased.

- 1. Do a Bulk Erase Program Memory command.
- 2. Wait T_{ERA} to complete erase.

To erase the user ID (0x2000-0x2003), Configuration Word (0x2007) and program memory, use the following sequence. Note that the Calibration Words (0x2080 to 0x208F) **will not** be erased.

- 1. Perform Load Configuration with dummy data to point the PC to 0x2000.
- 2. Perform a Bulk Erase Program Memory command.
- 3. Wait T_{ERA} to complete erase.

3.1.3 SERIAL PROGRAM/VERIFY OPERATION

The ICSPCLK pin is used as a clock input, and the ICSPDAT pin is used for entering command bits and data input/output during serial operation. To input a command, ICSPCLK is cycled six times. Each command bit is latched on the falling edge of the clock with the LSb of the command being input first. The data input onto the ICSPDAT pin is required to have a minimum setup and hold time (see Table 6-1), with respect to the falling edge of the clock. Commands that have data associated with them (Read and Load) are specified to have a minimum delay of 1 µs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a Start bit and the last cycle being a Stop bit.

During a read operation, the LSb will be transmitted onto the ICSPDAT pin on the rising edge of the second cycle. For a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1 μ s delay is also specified between consecutive commands, except for the End Programming command, which requires a 100 μ s (T_{DIS}). All commands and data words are transmitted LSb first. Data is transmitted on the rising edge and latched on the falling edge of the ICSPCLK. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s (T_{DLY}1) is required between a command and a data word.

The commands that are available are described in Table 3-1.

TABLE 3-1:COMMAND MAPPING FOR MCP19122/3

Command	Mapping (MSb … LSb)					Data	
Load Configuration	x	х	0	0	0	0	0, data (14), 0
Load Data For Program Memory	х	х	0	0	1	0	0, data (14), 0
Read Data From Program Memory		x	0	1	0	0	0, data (14), 0
Increment Address		x	0	1	1	0	
Begin Programming		1	1	0	0	0	Externally Timed
End Programming	x	0	1	0	1	0	
Bulk Erase Program Memory		x	1	0	0	1	Internally Timed
Row Erase Program Memory	х	1	0	0	0	1	Internally Timed

3.1.3.1 Load Configuration

The Load Configuration command is used to access the Configuration Word (0x2007), user ID (0x2000-0x2003) and Calibration Words (0x2080 to 0x208F). This command sets the PC to address 0x2000 and loads the data latches with one word of data.

To access the configuration memory, send the Load Configuration command. Individual words within the configuration memory can be accessed by sending Increment Address commands and using Load or Read Data from Program Memory.

After the 6-bit command is input, the ICSPCLK pin is cycled an additional 16 times for the Start bit, 14 bits of data and the Stop bit (see Figure 3-4).

After the configuration memory is entered, the only way to get back to the program memory is to exit the Program/Verify mode by taking \overline{MCLR} low (V_{IL}).

FIGURE 3-4: LOAD CONFIGURATION COMMAND



3.1.3.2 Load Data For Program Memory

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described in **Section 3.1.3.1 "Load Configuration**". A timing diagram of this command is shown in Figure 3-5.





3.1.3.3 Read Data From Program Memory

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The data pin will go into Output mode on the second rising clock edge, and it will revert to Input mode (high-impedance) after the 16^{th} rising edge.

If the program memory is code-protected ($\overline{CP} = 0$), the data is read as zeros.

A timing diagram of this command is shown in Figure 3-6.

FIGURE 3-6: READ DATA FROM PROGRAM MEMORY COMMAND



3.1.3.4 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 3-7. Incrementing past 0x07FF in the program memory rolls the program counter to '0'. Incrementing past 203Fh in test memory returns the Program Counter to 2000h.

It is not possible to decrement the address counter. To reset this counter, the user should exit and re-enter Program/Verify mode.

FIGURE 3-7:	INCREMENT	ADDRESS COMMAND	(PROGRAM/VERIFY)
-------------	-----------	-----------------	------------------



3.1.3.5 Begin Programming (Externally Timed)

A Load command must be given before every Begin Programming command. Programming of the appropriate memory (program memory, configuration or calibration memory) will begin after this command is received and decoded. Programming requires (T_{PROG}) time and is terminated using an End Programming command. A timing diagram for this command is shown in Figure 3-8.

The addressed locations are not erased before programming.





3.1.3.6 End Programming

After this command is performed, the write procedure will stop. A timing diagram of this command is shown in Figure 3-9.





3.1.3.7 Bulk Erase Program Memory

After this command is performed, the entire program memory and the Configuration Word (0x2007) are erased. The user ID and calibration memory may also be erased, depending on the value of the PC. See **Section 3.1.2** "**Erase Algorithms**" for erase sequences. A timing diagram for this command is shown in Figure 3-10.





3.1.3.8 Row Erase Program Memory

This command erases the 16-word row of program memory pointed to by PC<11:4>. If the program memory array is protected ($\overline{CP} = 0$), the command is ignored.

To perform a Row Erase Program Memory, the following sequence must be performed:

- 1. Execute a Row Erase Program Memory command.
- 2. Wait T_{ERA} to complete a row erase.













FIGURE 3-15: PROGRAM FLOWCHART – ERASE FLASH DEVICE



4.0 CONFIGURATION WORD

The MCP19122/3 devices have several Configuration bits. These bits can be programmed (read '0') or left unchanged (read '1'), to select various device configurations.

REGISTER 4-1: CONFIG: CONFIGURATION WORD (ADDRESS: 2007h)

				•			
		R/P-1	U-1	R/P-1	R/P-1	U-1	R/P-1
		DBGEN	_	WRT1	WRT0	—	BOREN
		bit 13					bit 8
U-0	R/P-1	R/P-1	R/P-1	R/P-1	U-1	U-1	U-1
		MCLRE	PWRTE	WDTE			
bit 7	U UI	MOLINE		WDIL			bit C
Legend:							
R = Readable	bit	P = Programn	nable bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 13) Debug bit ug mode disable ug mode enable					
bit 12	Unimplemer	nted: Read as 'a	L'				
	 11-10 WRT<1:0>: Flash Program Memory Self-Write Enable bit 11 = Write protection off 10 = 000h to 3FFh write protected, 400h to FFFh may be modified by PMCON1 control 01 = 000h to 7FFh write protected, 800h to FFFh may be modified by PMCON1 control 00 = 000h to FFFh write protected, the entire program memory is write-protected 						
bit 9	Unimplemer	nted: Read as 'a	L'				
bit 8		wn-out Reset E abled during ope abled		sabled in SLEE	ĒP		
bit 7	Unimplemer	nted: Read as '	L'				
bit 6	CP: Code Protection bit 1 = Program memory is not code-protected 0 = Program memory is external read and write-protected						
bit 5	MCLRE: MCLR Pin Function Select bit 1 = MCLR pin is MCLR function and weak internal pull-up is enabled 0 = MCLR pin is alternate function, MCLR function is internally disabled						
bit 4	PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled						
bit 3	WDTE: Watc	hdog Timer Ena	able bit				
	1 = WDT ena 0 = WDT disa	abled					
bit 2-0	0 = WDT disa	abled					

4.1 Device ID Word

The device ID word for the MCP19122/3 is loaded at 2006h. This location cannot be erased.

4.2 Revision ID Word

The 5-bit Revision ID is hard coded in silicon and is stored at memory location 2005h.

TABLE 4-1: DEVICE/REVISION ID VALUES

Device	Device ID	Revision ID		
MCP19122	3010h	00xxh		
MCP19123	3011h	00xxh		

5.0 CODE PROTECTION

For the MCP19122/3, once the \overline{CP} bit is programmed to '0', all program memory locations read all '0's. The user ID locations and the Configuration Word read out in an unprotected fashion. Further programming is disabled for the entire program memory.

The user ID locations and the Configuration Word can be programmed regardless of the state of the \overline{CP} bit.

5.1 Disabling Code Protection

It is recommended to use the procedure in Figure 3-15 to disable code protection of the device. This sequence will erase the program memory, Configuration Word (0x2007) and user ID locations (0x2000-0x2003). The Calibration Words (0x2080 to 0x208F) will not be erased.

5.2 Embedding Configuration Word and User ID Information in the Hex File

To allow portability of code, the programmer is required to read the Configuration Word and user ID locations from the hex file when loading it. If Configuration Word information was not present in the hex file, a simple warning message may be issued. Similarly, while saving a hex file, Configuration Word and user ID information must be included. An option to not include this information may be provided.

5.3 Checksum Computation

The checksum is calculated by two different methods dependent on the setting of the CP Configuration bit.

5.3.1 PROGRAM CODE PROTECTION DISABLED

With the program code protection disabled, the checksum is computed by reading the contents of the program memory locations and adding up the program memory data starting at address 0x0000h, up to the maximum user addressable location. Any Carry bit exceeding 16 bits is ignored. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unimplemented Configuration bits are masked to '0'.

EXAMPLE 5-1: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED (CP = 1), MCP19122 AND MCP19123 BLANK DEVICES

Su	Sum of Memory addresses 000h-0FFFh		F000h ⁽¹⁾				
Co	Configuration Word		3FFFh ⁽²⁾				
Co	onfiguration Wo	rd mask	2D78h ⁽³⁾				
Ch	necksum	= F000h + (3FFFh and 2D78h) ⁽⁴⁾					
		= F000h + 2D78h					
		= 1D78h					
	Note 1: This value is obtained by taking the total number of program memory locations (0x000h to 0x0FFFh, which is 0x1000h) and multiplying it by the blank memory value of 0x3FFF to get the sum of 3FF F000h. Then truncate to 16 bits, thus having a final value of F000h.						
2:	2: This value is obtained by making all bits of the Configuration Word a '1', then converting it to hex, thus having a value of 3FFFh.						
	3: This value is obtained by making all used bits of the Configuration Word a '1', then converting it to hex, thus having a value of 2D78h.						
	 4: This value is obtained by ANDing the Configuration Word value with the Configuration Word Mask value and adding it to the sum of memory addresses (3FFFh and 2D78) + F000h = 11D78h. Then truncate to 16 bits, thus having a final value of 1D78h. 						

5.3.2 PROGRAM CODE PROTECTION ENABLED

With the program code protection enabled, the checksum is computed in the following manner. The Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 2000h is the Most Significant nibble. This sum of user IDs is summed with the Configuration Word (all unimplemented Configuration bits are masked to '0').

EXAMPLE 5-2:	CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED
	(CP = 0), MCP19122 AND MCP19123 BLANK DEVICES

	Configuration Wo	ord	3FBFh ⁽¹⁾
	Configuration We	ord mask	2D38h ⁽²⁾
	User ID (2000h)		0006h ⁽³⁾
	User ID (2001h)		0007h ⁽³⁾
	User ID (2002h)		0001h ⁽³⁾
	User ID (2003h)		0002h ⁽³⁾
	Sum of User IDs	= (0006h and 000Fh) << 12 + (0007	h and 000Fh) << 8 +
		(0001h and 000Fh) << 4 + (0002h a	and 000Fh) ⁽⁴⁾
		= 6000h + 0700h + 0010h + 0002h	
		= 6712h	
	Checksum	= (3FBFh and 2D38h) + Sum of Us	er IDs ⁽⁵⁾
		= 2D38h + 6712h	
		= 944Ah	
Note	1: This value is o	obtained by making all bits of the Cor	nfiguration Word a '1', but the code protection bit

- **lote 1:** This value is obtained by making all bits of the Configuration Word a '1', but the code protection bit is '0' (thus, enabled), then converting it to a hex, thus having a value of 3FBFh.
 - 2: This value is obtained by making all used bits of the Configuration Word a '1', but the code protection bit is '0' (thus, enabled), then converting to hex, thus having a value of 2D38h.
 - **3:** These values are picked at random for this example; they can be any 16-bit value.
 - 4: In order to calculate the sum of user IDs, take the 16-bit value of the first user ID location (0006h), AND the address to (000Fh), thus masking the MSB. This gives you the value 0006h. Then shift left 12 bits, giving you 6000h. Do the same procedure for the 16-bit value of the second user ID location (0007h), except shift left eight bits. Also do the same for the third user ID location (0001h), except shift left four bits. For the fourth user ID location, do not shift. Finally, add up all four user ID values to get the final sum of user IDs of 6712h.
 - **5:** This value is obtained by ANDing the Configuration Word value with the Configuration Mask value and adding it to the sum of user IDs: (3FBFh and 2D38h) + (6712h) = 944Ah.

6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 6-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Characteristics	Sym.	. Min. T		Max.	Units	Conditions/Comments	
General							
V _{IN} level for read/write operations, program and data memory	V _{IN}	4.5		40	V		
V _{IN} level for Bulk Erase operations, program and data memory		4.5	_	40	V		
High voltage on MCLR for Program/Verify mode entry	V _{IHH}	V _{DD} + 3.5	—	13	V	V _{DD} regulated internally to 5V	
MCLR current during programming	I _{IHH}	—	300	1000	μA	Current into the MCLR pin	
MCLR rise time (V _{SS} to V _{HH}) for Program/Verify mode entry	T _{VHHR}	—	_	1.0	μs		
Hold time after V _{PP} changes	T _{PPDP}	5		_	μs		
(ICSPCLK, ICSPDAT) input high level	V _{IH} 1	0.8 V _{DD}	_	—	V	Schmitt Trigger input	
(ICSPCLK, ICSPDAT) input low level	V _{IL} 1	0.2 V _{DD}	_	-	V	Schmitt Trigger input	
ICSPCLK, ICSPDAT setup time before MCLR↑ (Program/Verify mode selection pattern setup time)	T _{SET} 0	100	_	—	ns		
Hold time after V _{DD} changes	T _{HLD} 0	5		_	μs		
Serial Program/Verify							
Data in setup time before ${ m clock} \downarrow$	T _{SET} 1	100		—	ns		
Data in hold time after ${\sf clock} \downarrow$	T _{HLD} 1	100		—	ns		
Data input not driven to next clock input (delay required between command/data or command/command)	T _{DLY} 1	1.0	_	_	μs		
Delay between clock↓ to clock↑of next command or data	T _{DLY} 2	1.0	_	_	μs		
Clock↓ to data out valid (during a Read Data command)	T _{DLY} 3	—		80	ns		
Erase cycle time	T _{ERA}	—	5	6	ms		
Programming cycle time	T _{PROG}	3			ms	+10°C \leq T _A \leq +40°C	
Time delay from program to compare (HV discharge time)	T _{DIS}	100	_	—	μs		

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2017)

• Original Release of this Document.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-1418-6



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820