

ISOW7841A-Q1 Automotive High-Performance, 5000-V_{RMS} Reinforced Quad-Channel Digital Isolator With Integrated High-Efficiency, Low-Emissions DC-DC Converter

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 Device temperature Grade 1: -40°C to 125°C Ambient Operating Temperature
- 100 Mbps data rate
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Robust isolation barrier:
 - >100-Year projected lifetime at 1 kV_{RMS} working voltage
 - Up to 5000 V_{RMS} isolation rating
 - Up to 10 kV_{PK} surge capability
 - ±100 kV/µs minimum CMTI
- Integrated high-efficiency DC-DC converter with on-chip transformer
- 3-V to 5.5-V Wide input supply range
- Regulated 5-V or 3.3-V output
- Up to 0.65-W output power
- 5 V to 5 V; 5 V to 3.3 V: Available load current ≥ 130 mA
- 3.3 V to 3.3 V: Available load current ≥ 75 mA ; 3.3 V to 5 V: Available load current ≥ 40 mA
- Soft-start to limit inrush current
- · Overload and short-circuit protection
- Thermal shutdown
- Default output: *High* and *Low* options
- Low propagation delay: 13 ns Typ (5-V supply)
- Robust electromagnetic compatibility (EMC)
 - System-level ESD, EFT, and surge immunity
 - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
 - Low emissions
- 16-pin wide SOIC package
- · Safety-related certifications:
 - 7071-V_{PK} reinforced isolation per DIN V VDE V 0884-11:2017-01
 - 5000-V_{RMS} isolation for 1 minute per UL 1577
 - CSA Certification per IEC 60950-1, IEC 62368-1 and IEC 60601-1 end equipment standards
 - CQC Approval per GB4943.1-2011
 - TUV Certification according to EN 60950-1 and EN 61010-1

All certifications are planned

2 Applications

- Battery Management System (BMS)
- On-Board Charger (OBC)
- Traction Inverter
- DC/DC Converter

3 Description

The ISOW7841A-Q1 is an automotive qualified highperformance, quad-channel reinforced digital isolator with an integrated high-efficiency power converter. The low emissions integrated DC-DC converter provides up to 650 mW of isolated power at high efficiency and can be configured for various input and output voltage configurations. Therefore this device eliminates the need for a separate isolated power supply in space-constrained isolated designs.

Device Information 1

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
ISOW7841A-Q1	SOIC (16)	10.30 mm × 7.50 mm			

1. For all available packages, see the orderable addendum at the end of the data sheet.



- 1. V_{CC} is the primary supply voltage referenced to GND1. V_{ISO} is the isolated supply voltage referenced to GND2.
- 2. V_{SI} and V_{SO} can be either V_{CC} or V_{ISO} depending on the channel direction
- 3. V_{SI} is the input-side supply voltage referenced to GNDI and V_{SO} is the output-side supply voltage referenced to GNDO.

Simplified Schematic

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Description Continued3	
6 Pin Configuration and Functions4	
7 Specifications5	
7.1 Absolute Maximum Ratings5	
7.2 ESD Ratings5	
7.3 Recommended Operating Conditions5	1
7.4 Thermal Information6	
7.5 Power Ratings6	
7.6 Insulation Specifications	
7.7 Safety-Related Certifications	
7.8 Safety Limiting Values	
7.9 Electrical Characteristics—5-V Input, 5-V Output8	
7.10 Supply Current Characteristics—5-V Input, 5-V	
Output9 7.11 Electrical Characteristics—3.3-V Input, 5-V	
Output	
7.12 Supply Current Characteristics—3.3-V Input, 5-	
V Output	
Output	
7.14 Supply Current Characteristics—5-V Input, 3.3-	
V Output 11	
7.15 Electrical Characteristics—3.3-V Input, 3.3-V	
Output	
7.16 Supply Current Characteristics—3.3-V Input,	
3.3-V Output	,

7.17 Switching Characteristics—5-V Input, 5-V Output 12
7.18 Switching Characteristics—3.3-V Input, 5-V
Output13
7.19 Switching Characteristics—5-V Input, 3.3-V
Output13
7.20 Switching Characteristics—3.3-V Input, 3.3-V
Output13
7.21 Insulation Characteristics Curves
7.22 Typical Characteristics14
8 Parameter Measurement Information20
9 Detailed Description
9.1 Overview
9.2 Functional Block Diagram21
9.3 Feature Description
9.4 Device Functional Modes23
10 Application and Implementation25
10.1 Application Information25
10.2 Typical Application25
11 Layout
11.1 Layout Guidelines 30
11.2 Layout Example31
12 Device and Documentation Support32
12.1 Device Support
12.2 Documentation Support32
12.3 Receiving Notification of Documentation Updates32
12.4 Community Resources32
12.5 Glossary
13 Mechanical, Packaging, and Orderable
Information

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision A (June 2020) to Revision B (December 2020)	Page
•	Added Function Saftey bullet to Features	1
С	hanges from Revision * (February 2020) to Revision A (June 2020)	Page
•	Updated device status to Production Data	1
•	Changed the maximum limit for output signal rise and fall times from 3 to 4 ns in the //Switching Characteristics—5-V Input, 3.3-V Output// table	13



5 Description Continued

The ISOW7841A-Q1 device provides high electromagnetic immunity and low emissions while isolating CMOS or LVCMOS digital I/Os. The signal-isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO_2) insulation barrier, whereas, power isolation uses on-chip transformers separated by thin film polymer as insulating material. If the input signal is lost, the default output is high for the ISOW7841A-Q1 without the F suffix and low for the device with the F suffix.

These devices help prevent noise currents on data buses, such as CAN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the device has been significantly enhanced to ease system-level ESD, EFT, surge and emissions compliance. The high-efficiency of the power converter allows operation at a higher ambient temperature. The device is available in a 16-pin SOIC wide-body (SOIC-WB) DWE package.



6 Pin Configuration and Functions



ISOW7841A-Q1 DWE Package. 16-Pin SOIC-WB. Top View.

Table 6-1. Pin Functions

	PIN		
NAME	NO.	I/O	DESCRIPTION
	ISOW7841A-Q1	1	
GND1	2, 8	_	Ground connection for V_{CC}
GND2	9, 15	_	Ground connection for VISO
INA	3	I	Input channel A
INB	4	I	Input channel B
INC	5	I	Input channel C
IND	11	I	Input channel D
NC	7	_	Not connected
OUTA	14	0	Output channel A
OUTB	13	0	Output channel B
OUTC	12	0	Output channel C
OUTD	6	0	Output channel D
SEL	10	I	$V_{\rm ISO}$ selection pin. $V_{\rm ISO}$ = 5 V when SEL shorted to $V_{\rm ISO}$. $V_{\rm ISO}$ = 3.3 V, when SEL shorted to GND2 or when left floating. For more information see Section 9.4.
V _{CC}	1	_	Supply voltage
V _{ISO}	16	—	Isolated supply voltage determined by SEL pin



7 Specifications

7.1 Absolute Maximum Ratings

See (1) (2)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	6	V
V _{ISO}	Isolated supply voltage	-0.5	6	V
V _{IO}	Voltage at INx, OUTx, SEL pins	-0.5	V _{CC} + 0.5, V _{ISO} + 0.5 ⁽³⁾	V
I _O	Maximum output current through data channels	–15	15	mA
TJ	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.

(3) This value depends on whether the pin is located on the V_{CC} or V_{ISO} side. The maximum voltage at the I/O pins should not exceed 6 V.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±2000	
	Electrostatic Charged-device model (CDM), per AEC Q100-011 discharge CDM ESD Classification Level C6	±1000	V	
		Contact discharge per IEC 61000-4-2 ⁽²⁾ Isolation barrier withstand test	±8000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

(2) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.

7.3 Recommended Operating Conditions

See ¹

				MIN	NOM MAX	UNIT
V _{CC}	Supply voltage			3	5.5	V
I _{OH}	High level output current ²	V _{SO} = 5 V		-4		mA
		V _{SO} = 3.3 V		-2		IIIA
1	Low level output current ²	V _{SO} = 5 V			4	mA
IOL		V _{SO} = 3.3 V			2	
V _{IH}	High-level input voltage		0	.7 × V _{SI}	V _{SI}	V
V _{IL}	Low-level input voltage			0	0.3 × V _{SI}	V
DR	Data rate				100	Mbps
T _A	Ambient temperature			-40	125	°C

1. V_{SI} is the input side supply, V_{SO} is the output side supply

2. This current is for data output channel.



7.4 Thermal Information

		ISOW7841A-Q1	
	THERMAL METRIC ⁽¹⁾	DWE (SOIC)	UNIT
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	56.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	15.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	28.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	28.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PD	Maximum power dissipation (both sides)	V _{CC} = 5.5 V. IIso = 110 mA. T ₁ = 150°C.			1.02	W
P _{D1}	Maximum power dissipation (side-1)	$T_A \le 80^{\circ}C$, $C_L = 15 \text{ pF}$, input a 50-MHz			0.51	W
P _{D2}	Maximum power dissipation (side-2)	50% duty-cycle square wave			0.51	W

7.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT		
GENERAL						
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	>8	mm		
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	>8	mm		
DTI	Distance through the inequation	Minimum internal gap (internal clearance – capacitive signal isolation)	> 21	— μm		
ווט	Distance through the insulation	Minimum internal gap (internal clearance – transformer power isolation)	>120			
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V		
	Material group	According to IEC 60664-1	I			
		Rated mains voltage ≤ 300 V _{RMS}	I-IV			
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V _{RMS}	I-IV			
		Rated mains voltage ≤ 1000 V _{RMS}	1-111			
DIN V V	DE 0884-11:2017-01 ⁽²⁾					
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V _{PK}		
VIOWM	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) Test ; See Figure 10-5	1000	V _{RMS}		
	5 5	DC voltage	1414	V _{DC}		
V _{IOTM}	Maximum transient isolation voltage		7071	V _{PK}		
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 µs waveform, V _{TEST} = 1.6 × V _{IOSM} = 10000 V _{PK} (qualification)	6250	V _{PK}		



	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		$ \begin{array}{l} \mbox{Method a, after input/output safety test subgroup 2/3,} \\ \mbox{V}_{ini} = \mbox{V}_{IOTM}, t_{ini} = 60 \ s; \\ \mbox{V}_{pd(m)} = 1.2 \times \mbox{V}_{IORM}, t_m = 10 \ s \end{array} $	≤ 5	
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10$ s	≤ 5	рС
		Method b1, at routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM}$, $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V_{IO} = 0.4 × sin (2 π ft), f = 1 MHz	~3.5	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Insulation resistance ⁽⁵⁾	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V, T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577				
V _{ISO(UL)}	Withstand isolation voltage	$ \begin{array}{l} V_{TEST} = V_{ISO(UL)} = 5000 \ V_{RMS}, \ t = 60 \ s \ (qualification), \\ V_{TEST} = 1.2 \ \times \ V_{ISO(UL)} = 6000 \ V_{RMS}, \ t = 1 \ s \ (100\% \ production) \end{array} $	5000	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN V VDE V 0884-11:2017-01	Plan to certify according to IEC 60950-1, IEC 62368-1, and IEC 60601-1	Plan to certify under UL 1577 Component Recognition Program	Plan to certify according to GB 4943.1-2011	Plan to certify according to EN 61010-1:2010 and EN 60950- 1:2006/A2:2013
Reinforced insulation; Maximum transient isolation voltage, 7071 V _{PK} ; Maximum repetitive peak isolation voltage, 1414 V _{PK} ; Maximum surge isolation voltage, 6250 V _{PK}	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1 2nd Ed., 800 V_{RMS} maximum working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3+A1, 250 V_{RMS} maximum working voltage; Temperature rating is 90°C for reinforced insulation and 125°C for basic insulation; see certificate for details.	Single protection, 5000 V _{RMS}	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage;	5000 V _{RMS} Reinforced insulation per EN 61010- 1:2010 up to working voltage of 600 V _{RMS} ; 5000 V _{RMS} Reinforced insulation per EN 60950- 1:2006/A2:2013 up to working voltage of 800 V _{RMS}
Certification planned	Certification planned	Certification planned	Certification planned	Certification planned

7.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.





	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Cofety input output or output (1)	$R_{\theta JA} = 56.8^{\circ}$ C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C, see Thermal Derating Curve for Safety Limiting Current per VDE			400	
IS	Safety input, output, or supply current ⁽¹⁾	$R_{\theta JA} = 56.8^{\circ}$ C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C, see Thermal Derating Curve for Safety Limiting Current per VDE			611	mA
Ps	Safety input, output, or total power ⁽¹⁾	$R_{\theta JA} = 56.8^{\circ}$ C/W, $T_J = 150^{\circ}$ C, $T_A = 25^{\circ}$ C, see Thermal Derating Curve for Safety Limiting Power per VDE			2200	mW
Τ _S	Maximum safety temperature ⁽¹⁾				150	°C

(1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, $R_{\theta JA}$, in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use the following equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

7.9 Electrical Characteristics—5-V Input, 5-V Output

V_{CC} = 5 V ±10%, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Isolated supply voltage	External I _{ISO} = 0 to 50 mA	4.75	5.07	5.43	V
V _{ISO}	isolated supply voltage	External I _{ISO} = 0 to 130 mA	4.5	5.07	5.43	v
V _{ISO(LINE)}	DC line regulation	I _{ISO} = 50 mA, V _{CC} = 4.5 V to 5.5 V		2		mV/V
VISO(LOAD)	DC load regulation	I _{ISO} = 0 to 130 mA		1%		
EFF	Efficiency at maximum load current	$\begin{split} I_{\rm ISO} &= 130 \text{ mA}, \ C_{\rm LOAD} = 0.1 \ \mu\text{F} \parallel 10 \ \mu\text{F}; \\ V_{\rm I} &= V_{\rm SI} \ (\text{ISOW7841A-Q1}); \ V_{\rm I} = 0 \ V \\ (\text{ISOW7841A-Q1} \ \text{with} \ \text{F} \ \text{suffix}) \end{split}$		53%		
V _{CC+(UVLO)}	Positive-going UVLO threshold on V_{CC}, V_{ISO}				2.7	V
V _{CC-(UVLO)}	Negative-going UVLO threshold on V_{CC} , V_{ISO}		2.1			V
V _{HYS (UVLO)}	UVLO threshold hysteresis on V_{CC},V_{ISO}			0.2		V
V _{ITH}	Input pin rising threshold				0.7	V _{SI}
V _{ITL}	Input pin falling threshold		0.3			V _{SI}
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1			V _{SI}
IIL	Low level input current	V _{IL} = 0 at INx or SEL	-10			μA
I _{IH}	High level input current	V _{IH} = V _{SI} > ⁽¹⁾ at INx or SEL			10	μA
V _{OH}	High level output voltage	I _O = -4 mA, see Figure 8-1	V _{SO} ⁽¹⁾ – 0.4	V _{SO} -0.2		V
V _{OL}	Low level output voltage	I _O = 4 mA, see Figure 8-1		0.2	0.4	V
CMTI	Common mode transient immunity	$V_{I} = V_{SI} \text{ or } 0 \text{ V}, V_{CM} = 1000 \text{ V}; \text{ see Figure 8-2}$	100			kV/us
I _{CC_SC}	DC current from supply under short circuit on V _{ISO}	V _{ISO} shorted to GND2		137		mA
V _{ISO(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, C_{LOAD} = 0.1 µF 20 µF, I _{ISO} = 130 mA		100		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply



7.10 Supply Current Characteristics—5-V Input, 5-V Output

 V_{CC} = 5 V ±10%, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

P.	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No external I_{LOAD} ; $V_I = 0 V$ (ISOW7841A-Q1); $V_I = V_{SI}$ (⁽¹⁾) (ISOW7841A-Q1 with F suffix)		23		
		No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0V$ (ISOW7841A-Q1 with F suffix)		17		
I _{CC}	Current drawn from supply	All channels switching with square wave clock input of 1 Mbps; $C_{\rm L}$ = 15 pF, No external $I_{\rm LOAD}$		20		mA
		All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF, No external I_{LOAD}		24		
		All channels switching with square wave clock input of 100 Mbps; C_{L} = 15 pF, No external I_{LOAD}		54		
		$V_{I} = 0 V (ISOW7841A-Q1); V_{I} = V_{SI} (ISOW7841A-Q1 with F suffix)$	128			
		$V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0V$ (ISOW7841A-Q1 with F suffix)	130			
I _{ISO(OUT)} (⁽²⁾)	Current available to	All channels switching with square wave clock input of 1 Mbps; C_{L} = 15 pF	128			mA
130(001)	isolated supply	All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF	127			
		All channels switching with square wave clock input of 100 Mbps; C_{L} = 15 pF	112			

(1) V_{SI} = input side supply; V_{SO} = output side supply

(2) Current available to load should be derated by 2 mA/°C for $T_A > 80$ °C.

7.11 Electrical Characteristics—3.3-V Input, 5-V Output

 V_{CC} = 3.3 V ±10%, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ISO}	Isolated supply voltage	External I _{ISO} = 0 to 40 mA	4.5	5.07	5.43	V
VISO(LINE)	DC line regulation	$I_{\rm ISO}$ = 20 mA, V _{CC} = 4.5 V to 5.5 V		2		mV/V
V _{ISO(LOAD)}	DC load regulation	I _{ISO} = 0 to 40 mA		1%		
EFF	Efficiency at maximum load current	I _{ISO} = 40 mA, C _{LOAD} = 0.1 μF 10 μF; V _I = V _{SI} (ISOW7841A-Q1); V _I =0 V (ISOW7841A-Q1 with F suffix)		42%		
V _{CC+(UVLO)}	Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V
V _{CC-(UVLO)}	Negative-going UVLO threshold on V_{CC},V_{ISO}		2.1			V
V _{HYS (UVLO)}	UVLO threshold hysteresis on V_{CC},V_{ISO}			0.2		V
V _{ITH}	Input pin rising threshold				0.7	V _{SI}
V _{ITL}	Input pin falling threshold		0.3			V _{SI}
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1			V _{SI}
IIL	Low level input current	V _{IL} = 0 at INx or SEL	-10			μA
I _{IH}	High level input current	V _{IH} = V _{SI} ⁽¹⁾ at INx or SEL			10	μA
V _{OH}	High level output voltage	I _O = -4 mA, see Figure 8-1	V _{SO} ⁽¹⁾ – 0.4	V _{SO} -0.2		V
V _{OL}	Low level output voltage	I _O = 4 mA, see Figure 8-1		0.2	0.4	V
СМТІ	Common mode transient immunity	$V_{I} = V_{SI} \text{ or } 0 \text{ V}, V_{CM} = 1000 \text{ V}; \text{ see Figure 8-2}$	100			kV/us



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{CC_SC}	DC current from supply under short circuit on V_{ISO}	V _{ISO} shorted to GND2		137		mA
V _{ISO(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, C_{LOAD} = 0.1 µF 20 µF, I_{ISO} = 40 mA		90		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.12 Supply Current Characteristics—3.3-V Input, 5-V Output

 V_{CC} = 3.3 V ±10%, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		No external I _{LOAD} ; V _I = 0 V (ISOW7841A-Q1); V _I = V _{SI} $^{(1)}$ (ISOW7841A-Q1 with F suffix)		31			
		No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0V$ (ISOW7841A-Q1 with F suffix)		24			
I _{CC}	Current drawn from supply	All channels switching with square wave clock input of 1 Mbps; C_{L} = 15 pF, No external I_{LOAD}		28		mA	
		All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF, No external I_{LOAD}		33			
		All channels switching with square wave clock input of 100 Mbps; $C_{\rm L}$ = 15 pF, No external $I_{\rm LOAD}$		80			
		V_{I} = 0 V (ISOW7841A-Q1); V_{I} = V_{SI} (ISOW7841A-Q1 with F suffix)	38				
		$V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0V$ (ISOW7841A-Q1 with F suffix)	40				
I _{ISO(OUT)} (⁽²⁾)	Current available to	All channels switching with square wave clock input of 1 Mbps; C_{L} = 15 pF	38			mA	
130(001)	isolated supply	All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF	37				
		All channels switching with square wave clock input of 100 Mbps; C_{L} = 15 pF	22				

(1) V_{SI} = input side supply; V_{SO} = output side supply

(2) Current available to load should be derated by 2 mA/°C for $T_A > 80$ °C.

7.13 Electrical Characteristics—5-V Input, 3.3-V Output

V_{CC} = 5 V ±10%, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	lealated auguby valtage	External I _{ISO} = 0 to 50 mA	3.13	3.34	3.56	V
V _{ISO}	Isolated supply voltage	External I _{ISO} = 0 to 130 mA	3	3.34	3.56	v
V _{ISO(LINE)}	DC line regulation	$I_{\rm ISO}$ = 50 mA, $V_{\rm CC}$ = 4.5 V to 5.5 V		2		mV/V
VISO(LOAD)	DC load regulation	I _{ISO} = 10 to 130 mA		1%		
EFF	Efficiency at maximum load current	$I_{ISO} = 130 \text{ mA}, C_{LOAD} = 0.1 \ \mu\text{F} \parallel 10 \ \mu\text{F};$ V _I = V _{SI} (ISOW7841A-Q1); V _I = 0 V (ISOW7841A-Q1 with F suffix)		48%		
V _{CC+(UVLO)}	Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V
V _{CC-(UVLO)}	Negative-going UVLO threshold on V_{CC} , V_{ISO}		2.1			V
V _{HYS (UVLO)}	UVLO threshold hysteresis on V_{CC},V_{ISO}			0.2		V
V _{ITH}	Input pin rising threshold				0.7	V _{SI}
V _{ITL}	Input pin falling threshold		0.3			V _{SI}
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1			V _{SI}



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IL}	Low level input current	V _{IL} = 0 at INx or SEL	-10			μA
I _{IH}	High level input current	V _{IH} = V _{SI} ⁽¹⁾ at INx or SEL			10	μA
V _{OH}	High level output voltage	I _O = -2 mA, see Figure 8-1	V _{SO} ⁽¹⁾ – 0.3	V _{SO} -0.1		V
V _{OL}	Low level output voltage	I _O = 2 mA, see Figure 8-1		0.1	0.3	V
CMTI	Common mode transient immunity	V _I = V _{SI} or 0 V, V _{CM} = 1000 V; see Figure 8-2	100			kV/us
I _{CC_SC}	DC current from supply under short circuit on V _{ISO}	V _{ISO} shorted to GND2		137		mA
V _{ISO(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, C_{LOAD} = 0.1 µF 20 µF, I _{ISO} = 130 mA		100		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.14 Supply Current Characteristics—5-V Input, 3.3-V Output

 V_{CC} = 5 V ±10%, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No external I_{LOAD} ; $V_I = 0 V$ (ISOW7841A-Q1); $V_I = V_{SI}^{((1))}$ (ISOW7841A-Q1 with F suffix)		20		
		No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0 V$ (ISOW7841A-Q1 with F suffix)		14		
I _{CC}	Current drawn from supply	All channels switching with square wave clock input of 1 Mbps; C_{L} = 15 pF, No external I_{LOAD}		17		mA
		All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF, No external I_{LOAD}		20		
		All channels switching with square wave clock input of 100 Mbps; C_{L} = 15 pF, No external I_{LOAD}		40		
		$V_{I} = 0 V (ISOW7841A-Q1); V_{I} = V_{SI} (ISOW7841A-Q1 with F suffix)$	128			
		$V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0 V$ (ISOW7841A-Q1 with F suffix)	130			
I _{ISO(OUT)} (⁽²⁾)	Current available to	All channels switching with square wave clock input of 1 Mbps; $C_{\text{L}}\text{=}15\text{ pF}$	129			mA
130(001)	isolated supply	All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF	128			
		All channels switching with square wave clock input of 100 Mbps; $C_{\rm L}$ = 15 pF	118			

(1) V_{SI} = input side supply; V_{SO} = output side supply

(2) Current available to load should be derated by 2 mA/°C for $T_A > 105$ °C.

7.15 Electrical Characteristics—3.3-V Input, 3.3-V Output

V_{CC} = 3.3 V ±10%, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	loolated aupply voltage	External I _{ISO} = 0 to 30 mA	3.13	3.34	3.58	V
V _{ISO}	Isolated supply voltage	External I _{ISO} = 0 to 75 mA	3	3.34	3.58	V
VISO(LINE)	DC line regulation	I_{ISO} = 30 mA, V_{CC} = 3 V to 3.6 V		2		mV/V
VISO(LOAD)	DC load regulation	I _{ISO} = 0 to 75 mA		1%		
EFF	Efficiency at maximum load current	$ I_{ISO} = 75 \text{ mA, } C_{LOAD} = 0.1 \ \mu\text{F} 10 \ \mu\text{F}; \\ V_I = V_{SI} (ISOW7841A-Q1); V_I = 0 \ V \\ (ISOW7841A-Q1 \ with \ \text{F} \ \text{suffix}) $		47%		
V _{CC+(UVLO)}	Positive-going UVLO threshold on V_{CC} , V_{ISO}				2.7	V

ISOW7841A-Q1

SLLSFG1B - FEBRUARY 2020 - REVISED DECEMBER 2020



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC-(UVLO)}	Negative-going UVLO threshold on V_{CC},V_{ISO}		2.1			V
V _{HYS (UVLO)}	UVLO threshold hysteresis on V_{CC},V_{ISO}			0.2		V
V _{ITH}	Input pin rising threshold				0.7	V_{SI}
V _{ITL}	Input pin falling threshold		0.3			V _{SI}
V _{I(HYS)}	Input pin threshold hysteresis (INx)		0.1			V _{SI}
IIL	Low level input current	V _{IL} = 0 at INx or SEL	-10			μA
IIH	High level input current	$V_{IH} = V_{SI}^{(1)}$ at INx or SEL			10	μA
V _{OH}	High level output voltage	$I_0 = -2$ mA, see Figure 8-1	V _{SO} ⁽¹⁾ – 0.3	V _{SO} - 0.1		V
V _{OL}	Low level output voltage	I _O = 2 mA, see Figure 8-1		0.1	0.3	V
CMTI	Common mode transient immunity	V _I = V _{SI} or 0 V, V _{CM} = 1000 V; see Figure 8-2	100			kV/us
I _{CC_SC}	DC current from supply under short circuit on V _{ISO}	V _{ISO} shorted to GND2		143		mA
V _{ISO(RIP)}	Output ripple on isolated supply (pk-pk)	20-MHz bandwidth, C _{LOAD} = 0.1 μ F 20 μ F, I _{ISO} = 75 mA		90		mV

(1) V_{SI} = input side supply; V_{SO} = output side supply

7.16 Supply Current Characteristics—3.3-V Input, 3.3-V Output

V_{CC} = 3.3 V ±10%, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No external I _{LOAD} ; V _I = 0 V (ISOW7841A-Q1); V _I = V _{SI} ⁽⁽¹⁾) (ISOW7841A-Q1 with F suffix)		26		
		No external I_{LOAD} ; $V_I = V_{SI}$ (ISOW7841A-Q1); $V_I = 0 V$ (ISOW7841A-Q1 with F suffix)		20		
	Current drawn from supply	All channels switching with square wave clock input of 1 Mbps; C_L = 15 pF, No external I_{LOAD}		23		mA
		All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF, No external I_{LOAD}		26		
		All channels switching with square wave clock input of 100 Mbps; C_{L} = 15 pF, No external I_{LOAD}	53			
		V _I = 0 V (ISOW7841A-Q1); V _I = V _{SI} (ISOW7841A-Q1 with F suffix)	73			
		V _I = V _{SI} (ISOW7841A-Q1); V _I = 0V (ISOW7841A-Q1 with F suffix)	75			
I _{ISO(OUT)} (⁽²⁾)	Current available to isolated supply	All channels switching with square wave clock input of 1 Mbps; C_{L} = 15 pF	74			mA
		All channels switching with square wave clock input of 10 Mbps; C_{L} = 15 pF	73			
		All channels switching with square wave clock input of 100 Mbps; $C_{\rm L}$ = 15 pF	61			

(1) V_{SI} = input side supply; V_{SO} = output side supply

(2) Current available to load should be derated by 2 mA/°C for $T_A > 115$ °C.

7.17 Switching Characteristics—5-V Input, 5-V Output

 V_{CC} = 5 V ±10%, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP				
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 8-1		13	17.6	ns		

Copyright © 2020 Texas Instruments Incorporated



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.7	ns
t _{SK(o)}	Channel-channel output skew time ⁽²⁾	Same-direction channels			2.5	ns
t _{SK(p-p)}	Part-part skew time ⁽³⁾				4.5	ns
t _r , t _f	Output signal rise and fall times			2	4	ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.18 Switching Characteristics—3.3-V Input, 5-V Output

V_{CC} = 3.3 V ±10%, SEL shorted to V_{ISO} (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 8-1		13.5	19.6	ns
PWD	Pulse width distortion ⁽¹⁾ $ t_{PHL} - t_{PLH} $			0.6	4.7	ns
t _{SK(o)}	Channel-channel output skew time ⁽²⁾	Same-direction channels			2.5	ns
t _{SK(p-p)}	Part-part skew time ⁽³⁾				4.5	ns
t _r , t _f	Output signal rise and fall times			2	4	ns

(1) Also known as pulse skew.

(2) t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.19 Switching Characteristics—5-V Input, 3.3-V Output

V_{CC} = 5 V ±10%, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN TYP MAX			UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 8-1		14	19.7	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}			0.6	4.4	ns
t _{SK(o)}	Channel-channel output skew time ⁽²⁾	Same-direction channels			2	ns
t _{SK(p-p)}	Part-part skew time ⁽³⁾				4.5	ns
t _r , t _f	Output signal rise and fall times			1	4	ns

(1) Also known as pulse skew.

(2) t_{sk(0)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

7.20 Switching Characteristics—3.3-V Input, 3.3-V Output

V_{CC} = 3.3 V ±10%, SEL shorted to GND2 (over recommended operating conditions, unless otherwise specified)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 8-1		14.5	20.2	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} – t _{PLH}			0.6	4.4	ns
t _{SK(o)}	Channel-channel output skew time ⁽²⁾	Same-direction channels			2.2	ns
t _{SK(p-p)}	Part-part skew time ⁽³⁾				4.5	ns
t _r , t _f	Output signal rise and fall times			1	3	ns

(1) Also known as pulse skew.

ISOW7841A-Q1 SLLSFG1B - FEBRUARY 2020 - REVISED DECEMBER 2020

7.21 Insulation Characteristics Curves



- t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same (2) direction while driving identical loads.
- t_{sk(pp)} is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same (3) direction while operating at identical supply voltages, temperature, input signals and loads.



Figure 7-1. Thermal Derating Curve for Safety Limiting Current per VDE



Figure 7-2. Thermal Derating Curve for Safety Limiting Power per VDE







7.22 Typical Characteristics



Figure 7-3. Isolated Supply Voltage (V_{ISO}) vs Load Current (IISO)







Figure 7-5. ISOW7841 Supply Current (I_{CC}) vs Load Current (I_{ISO})



Figure 7-7. ISOW7841 Power Dissipation vs Load Current (I_{ISO})

Figure 7-6. ISOW7841 Efficiency vs Load Current (I_{ISO})



Figure 7-8. 3.3-V Isolated Supply Voltage (V_{ISO}) vs Free-Air Temperature

ISOW7841A-Q1 SLLSFG1B – FEBRUARY 2020 – REVISED DECEMBER 2020



Figure 7-9. 5-V Isolated Supply Voltage (V_{ISO}) vs Free-Air Temperature



Figure 7-11. ISOW7841A-Q1 Supply Current vs Data Rate



Texas

INSTRUMENTS

Figure 7-10. Short-Circuit Supply Current (I_{CC}) and Power (P) vs Supply Voltage (V_{CC})



Figure 7-12. ISOW7841A-Q1 Supply Current vs Data Rate









T_A = 25°C



ISOW7841A-Q1 SLLSFG1B – FEBRUARY 2020 – REVISED DECEMBER 2020



Figure 7-14. Propagation Delay Time vs Free-Air Temperature



T_A = 25°C

Figure 7-16. Low-Level Output Voltage vs Low-Level Output Current



ISOW7841A-Q1 SLLSFG1B – FEBRUARY 2020 – REVISED DECEMBER 2020



V_{CC} = 5 V V_{ISO} = 3.3 V

Negligible undershoot and overshoot because of load transient





V_{CC} = 5 V V_{ISO} = 3.3 V

Input current spike is because of charging the input supply decoupling capacitor







Current spike is because of charging the input supply capacitor

Figure 7-18. Soft Start at 10-mA Load



 $V_{CC} = 5 V$ $V_{ISO} = 5 V$

Input current spike is because of charging the input supply decoupling capacitor









Figure 7-22. V_{ISO} Ripple Voltage at 130 mA

Figure 7-21. Soft Start at 130-mA Load



Figure 7-23. V_{ISO} Ripple Voltage at 130 mA



8 Parameter Measurement Information



- 1. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, t_r \leq 3 ns, t_f \leq 3 ns, Z_O = 50 Ω . At the input, 50- Ω resistor is required to terminate the input generator signal. The resistor is not required in the actual application.
- 2. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.



Figure 8-1. Switching Characteristics Test Circuit and Voltage Waveforms

- 1. C_L = 15 pF and includes instrumentation and fixture capacitance within ±20%.
- 2. Pass-fail criteria: Outputs must remain stable.

Figure 8-2. Common-Mode Transient Immunity Test Circuit



9 Detailed Description

9.1 Overview

The ISOW7841A-Q1 has a high-efficiency, low-emissions isolated DC-DC converter, and four high-speed isolated data channels. Block Diagram shows the functional block diagram of the ISOW7841A-Q1.

The integrated DC-DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of a high-Q on-chip transformer provide high efficiency and low radiated emissions. The integrated transformer uses thin film polymer as the insulation barrier.

The V_{CC} supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified and regulated to either 3.3 V or 5 V, depending on the SEL pin. The output voltage, V_{ISO} , is monitored and feedback information is conveyed to the primary side through a dedicated isolation channel. The duty cycle of the primary switching stage is adjusted accordingly. The fast feedback control loop of the power converter ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the V_{CC} and V_{ISO} supplies which ensures robust system performance under noisy conditions. An integrated soft-start mechanism ensures controlled inrush current and avoids any overshoot on the output during power up.

The integrated signal-isolation channels employ an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one state and sends no signal to represent the other state. The receiver demodulates the signal after signal conditioning and produces the output through a buffer stage. The signal-isolation channels incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. Figure 9-2 shows a functional block diagram of a typical signal isolation channel.

The ISOW7841A-Q1 is suitable for applications that have limited board space and require more integration. This device is also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.



9.2 Functional Block Diagram







Figure 9-2. Conceptual Block Diagram of a Capacitive Data Channel

Figure 9-3 shows a conceptual detail of how the OOK scheme works.



Figure 9-3. On-Off Keying (OOK) Based Modulation Scheme

9.3 Feature Description

Table 9-1 shows an overview of the device features.

 Table 9-1. Device Features

PART NUMBER ⁽¹⁾	CHANNEL DIRECTION	MAXIMUM DATA RATE DEFAULT OUTPUT STATE		RATED ISOLATION ⁽²⁾
ISOW7841A-Q1	3 forward, 1 reverse	100 Mbps	High	5 kV / 7071 V
ISOW7841FA-Q1	5 lorward, i levelse		Low	5 kV _{RMS} / 7071 V _{PK}

(1) The F suffix is part of the orderable part number. See the section for the full orderable part number.

(2) For detailed isolation ratings, see the table.

9.3.1 Electromagnetic Compatibility (EMC) Considerations

The ISOW7841A-Q1 uses emissions reduction schemes for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level



performance and reliability depends, to a large extent, on the application board design and layout, the ISOW7841A-Q1 incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

9.3.2 Power-Up and Power-Down Behavior

The ISOW7841A-Q1 has built-in UVLO on the V_{CC} and V_{ISO} supplies with positive-going and negative-going thresholds and hysteresis. When the V_{CC} voltage crosses the positive-going UVLO threshold during power-up, the DC-DC converter initializes and the power converter duty cycle is increased in a controlled manner. This soft-start scheme limits primary peak currents drawn from the V_{CC} supply and charges the V_{ISO} output in a controlled manner, avoiding overshoots. Outputs of the isolated data channels are in an indeterminate state until the V_{CC} or V_{ISO} voltage crosses the positive-going UVLO threshold. When the UVLO positive-going threshold is crossed on the secondary side V_{ISO} pin, the feedback data channel starts providing feedback to the primary controller. The regulation loop takes over and the isolated data channels go to the normal state defined by the respective input channels or their default states. Design should consider a sufficient time margin (typically 10 ms with 10-µF load capacitance) to allow this power up sequence before valid data channels are accounted for system functionality.

When V_{CC} power is lost, the primary side DC-DC controller turns off when the UVLO lower threshold is reached. The V_{ISO} capacitor then discharges depending on the external load. The isolated data outputs on the V_{ISO} side are returned to the default state for the brief time that the V_{ISO} voltage takes to discharge to zero.

9.3.3 Current Limit, Thermal Overload Protection

The ISOW7841A-Q1 is protected against output overload and short circuit. Output voltage starts dropping when the power converter is not able to deliver the current demanded during overload conditions. For a V_{ISO} short-circuit to ground, the duty cycle of the converter is limited to help protect against any damage.

Thermal protection is also integrated to help prevent the device from getting damaged during overload and short-circuit conditions on the isolated output. Under these conditions, the device temperature starts to increase. When the temperature goes above 180° C, thermal shutdown activates and the primary controller turns off which removes the energy supplied to the V _{ISO} load, which causes the device to cool off. When the junction temperature goes below 150° C, the device starts to function normally. If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the design to prevent the device junction temperatures from reaching such high values.

9.4 Device Functional Modes

Table 9-2 lists the supply configurations for these devices.

innie e =: entprij e egu unee									
SEL INPUT	V _{cc}	V _{ISO}							
Shorted to V _{ISO}	5 V	5 V							
Shorted to V _{ISO}	3.3 V	5 V							
Shorted to GND2 or floating	5 V	3.3 V							
Shorted to GND2 or floating	3.3 V	3.3 V ⁽¹⁾							

Table 9-2. Supply Configurations

(1) The SEL pin has a weak pulldown internally. Therefore for V_{ISO} = 3.3 V, the SEL pin should be strongly connected to the GND2 pin in noisy system scenarios.

Table 9-3 lists the functional modes for ISOW7841A-Q1.

Table 9-3. Function Table									
INPUT SUPPLY (V _{cc})	INPUT (INx)	COMMENTS							
	Н	Н	Output channel assumes the logic state of its input						
	L	L							
PU	Open	Default	Default mode ⁽¹⁾ : When INx is open, the corresponding output channel assumes logic based on default output mode of selected version						
PD	Х	Undetermined ⁽²⁾							

In the default condition, the output is high for ISOW7841A-Q1 and low for ISOW7841A-Q1 with the F suffix. (1)

The outputs are in an undetermined state when V_{CC} < 2.1 V. (2)

9.4.1 Device I/O Schematics



Figure 9-4. Device I/O Schematics



10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The device is a high-performance, quad channel digital isolator with integrated DC-DC converter. Typically digital isolators require two power supplies isolated from each other to power up both sides of device. Due to the integrated DC-DC converter in the device, the isolated supply is generated inside the device that can be used to power isolated side of the device and peripherals on isolated side, thus saving board space. The device uses single-ended CMOS-logic switching technology. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is Microcontroller or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

The device is suitable for applications that have limited board space and desire more integration. The device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

10.2 Typical Application

Figure 10-1 shows the typical schematic for SPI isolation. Typically, an ADC is used to monitor HV battery to chassis insulation resistance.





10.2.1 Design Requirements

To design with this device, use the parameters listed in Table 10-1.

Table 10-1. Design Parameters

PARAMETER	VALUE									
Input voltage	3 V to 5.5 V									
Decoupling capacitor between V_{CC} and GND1	0.1 µF to 10 µF									
Decoupling capacitor between V _{ISO} and GND2	0.1 μF to 10 μF									

Because of very-high current flowing through the ISOW7841A-Q1 device V $_{CC}$ and V $_{ISO}$ supplies, higher decoupling capacitors typically provide better noise and ripple performance. Although a 10- μF capacitor is

adequate, higher decoupling capacitors (such as 22 μ F or 47 μ F) on both the V_{CC} and V_{ISO} pins to the respective grounds are strongly recommended to achieve the best performance.

10.2.2 Detailed Design Procedure

The devices requires only external bypass capacitors to operate. These low-ESR ceramic bypass capacitors must be placed as close to the chip pads as possible.



Figure 10-2. Typical ISOW7841A-Q1 Circuit Hook-Up

The V_{CC} power-supply input provides power to isolated data channels and to the isolated DC-DC converter. Use Equation 1 to calculate the total power budget on the primary side.

$$I_{CC} = (V_{ISO} \times I_{ISO}) / (\eta \times V_{CC}) + I_{inpx}$$

where

- I_{CC} is the total current required by the primary supply.
- V_{ISO} is the isolated supply voltage.
- I_{ISO} is the external load on the isolated supply voltage.
- η is the efficiency.
- V_{CC} is the supply voltage.
- I_{inpx} is the total current drawn for the isolated data channels and power converter when data channels are toggling at a specific data rate. This data is shown in the Section 7.9 table.

(1)



10.2.3 Application Curve



Input current spike is because of charging the input supply decoupling capacitor

Figure 10-3. Soft-Start Waveform

10.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 10-4 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

Figure 10-5 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1000 V_{RMS} with a lifetime of 1184 years.



Figure 10-4. Test Setup for Insulation Lifetime Measurement



Figure 10-5. Insulation Lifetime Projection Data



Power Supply Recommendations

To help make sure that operation is reliable at data rates and supply voltages, adequate decoupling capacitors must be located as close to supply pins as possible. The input supply (V_{CC}) must have an appropriate current rating to support output load and switching at the maximum data rate required by the end application. For more information, refer to the *Detailed Design Procedure* section.



11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low-EMI PCB design (see Figure 11-1). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Keep decoupling capacitors as close as possible to the V_{CC} and V_{ISO} pins.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Because the device has no thermal pad to dissipate heat, the device dissipates heat through the respective GND pins. Ensure that enough copper is present on both GND pins to prevent the internal junction temperature of the device from rising to unacceptable levels.

The integrated signal and power isolation device simplifies system design and reduces board area. The use of low-inductance micro-transformers in the device necessitates the use of high frequency switching, resulting in higher radiated emissions compared to discrete solutions. The device uses on-chip circuit techniques to reduce emissions compared to competing solutions. For further reduction in radiated emissions at system level, refer to the *Low-Emission Designs With ISOW7841 Integrated Signal and Power Isolator* application report.

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.



11.2 Layout Example



dissipate heat through PCB





12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

For development support, refer to:

- 8-ch Isolated High Voltage Analog Input Module with ISOW7841 Reference Design
- Isolated CAN Module With Integrated Power Reference Design

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, ISOW784x Quad-Channel Digital Isolator With Integrated DC-DC Converter Evaluation Module user's guide
- Texas Instruments, Low-Emission Designs With ISOW7841 Integrated Signal and Power Isolator application report

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI ™E2E OnlineTI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among
engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas
and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
 This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.





EXAMPLE BOARD LAYOUT

DWE0016A

SOIC - 2.65 mm max height



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.





EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height





NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,						(6)	.,			
ISOW7841AQDWEQ1	ACTIVE	SOIC	DWE	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	W7841A Q1	Samples
ISOW7841AQDWERQ1	ACTIVE	SOIC	DWE	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	W7841A Q1	Samples
ISOW7841FAQDWEQ1	ACTIVE	SOIC	DWE	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	W7841FA Q1	Samples
ISOW7841FAQDWERQ1	ACTIVE	SOIC	DWE	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	W7841FA Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

24-Feb-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISOW7841AQDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISOW7841FAQDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISOW7841AQDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0
ISOW7841FAQDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
ISOW7841AQDWEQ1	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6
ISOW7841FAQDWEQ1	DWE	SO-MOD	16	40	506.98	12.7	4826	6.6



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated