

FAMILY OF LOW-POWER WIDE BANDWIDTH SINGLE SUPPLY OPERATIONAL AMPLIFIERS WITH AND WITHOUT SHUTDOWN

FEATURES

- Rail-To-Rail Output
- V_{ICR} Includes Ground
- Gain-Bandwidth Product . . . 9 MHz
- Supply Current . . . 730 μA/Channel
- Single, Duals, and Quad Versions
- Ultralow Power Down Mode I_{DD(SHDN}) = 4 μA/Channel
- Specified Temperature Range
 -40°C to 125°C . . . Industrial Grade
- Supply Voltage Range . . . 2.7 V to 5.5 V
- Ultrasmall Packaging
 5 or 6 Pin SOT-23 (TLV2630/1)
 8 or 10 Pin MSOP (TLV2632/3)
- Universal Op-Amp EVM (See SLOU060 for More Information)

Operational Amplifier



DESCRIPTION

The TLV263x single supply operational amplifiers provide rail-to-rail output with an input range that includes ground. The TLV263x takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range (–40°C to 125°C) while adding the rail-to-rail output swing feature. The TLV263x also provides a 9 MHz gain-bandwidth product from only 730 μA of supply current. The maximum recommended supply voltage is 5.5 V, which, when coupled with a 2.7-V minimum, allows the devices to be operated from lithium ion cells.

The combination of wide bandwidth, low noise, and low distortion makes it ideal for high speed and high resolution data converter applications. The ground input range allows it to directly interface to ground rail referred systems.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.

The 2.7-V operation makes it compatible with Li-Ion powered systems and the operating supply voltage range of many micro-power microcontrollers available today including TI's MSP430.

AMPLIFIER SELECTION TABLE

DEVICE	V _{DD} [V]	I _{DD} /ch [μΑ]	V _{ICR} [V]	GBW [MHz]	SLEW RATE [V/μs]	V _{n,} 1 <u>kH</u> z [nV/√Hz]	lO [mA]
OPAx343	2.5-5.5	850	-0.3 to $V_{DD} + 0.3$	5.5	6	25	40
OPAx743	3.5–12	1100	-0.1 to V _{DD} + 0.1	7	10	30	20
TLV278x	1.8–3.6	650	-0.2 to $V_{DD} + 0.2$	8	5	9	10
TLV263x	2.7-5.5	730	GND to V _{DD} – 1	9	9.5	50	28
TLV262x	2.7-5.5	750	1 V to V _{DD} + 0.2	11	10	27	28
OPAx353	2.7-5.5	8000	-0.1 to V _{DD} + 0.1	44	22	7	40



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	SPECIFIED TEMPERATURE RANGE	ORDER NUMBER	TRANSPORT MEDIA
Single with Shi	utdown					
TLV2630ID	SOIC-8	D	_		TLV2630ID TLV2630IDR	Tube Tape and Reel
TLV2630IDBV	SOT-23-6	DBV	VAYI	−40°C to 125°C	TLV2630IDBVR† TLV2630IDBVT‡	Tape and Reel
TLV2630IP	DIP-8	Р	_		TLV2630IP	Tube
Single without	Shutdown					
TLV2631ID	SOIC-8	D	_		TLV2631ID TLV2631IDR	Tube Tape and Reel
TLV2631IDBV	SOT-23-5	DBV	VAZI	−40°C to 125°C	TLV2631IDBVR [†] TLV2631IDBVT [‡]	Tape and Reel
TLV2631IP	DIP-8	Р	_		TLV2631IP	Tube
Dual without S	hutdown					
TLV2632ID	SOIC-8	D	_		TLV2632ID TLV2632IDR	Tube Tape and Reel
TLV2632IDGK	MSOP-8	DGK	AKG	−40°C to 125°C	TLV2632IDGK TLV2632IDGKR	Tube Tape and Reel
TLV2632IP	DIP-8	Р	_		TLV2632IP	Tube
Dual with Shut	down					
TLV2633ID	SOIC-14	D	1		TLV2633ID TLV2633IDR	Tube Tape and Reel
TLV2633IDGS	MSOP-10	DGS	AKK	−40°C to 125°C	TLV2633IDGS TLV2633IDGSR	Tube Tape and Reel
TLV2633IN	DIP-14	N	_		TLV2633IN	Tube
Quad without S	Shutdown					
TLV2634ID	SOIC-14	D	_		TLV2634ID TLV2634IDR	Tube Tape and Reel
TLV2634IN	DIP-14	N	_	-40°C to 125°C	TLV2634IN	Tube
TLV2634IPW	TSSOP-14	PW	_		TLV2634IPW TLV2634IPWR	Tube Tape and Reel
Quad with Shu	tdown					
TLV2635ID	SOIC-16	D	_		TLV2635ID TLV2635IDR	Tube Tape and Reel
TLV2635IN	DIP-16	N	_	-40°C to 125°C	TLV2635IN	Tube
TLV2635IPW	TSSOP-16	PW	_		TLV2635IPW TLV2635IPWR	Tube Tape and Reel

[†] The SOT23 package devices are only available taped and reeled. The R Suffix denotes quantities (3,000 pieces per reel).



[‡] The **T** Suffix denotes smaller quantities (250 pieces per mini-reel).

^{1.} For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	6 V
Differential input voltage, V _{ID}	
Input voltage range, V _I (see Note 1)	
Input current, I _I (any input)	±10 mA
Output current, IO	±40 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : I-suffix	–40°C to 125°C
Maximum junction temperature, T,J	150°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTE 2: All voltage values, except differential voltages, are with respect to GND.

recommended operating conditions

		MIN	MAX	UNIT
Complex of the rest V	Single supply	2.7	5.5	
Supply voltage, V _{DD}	Split supply	±1.35	±2.75	V
Common-mode input voltage range, VICR		GND	V _{DD} -1	V
Operating free-air temperature, TA	I-suffix	-40	125	°C
Shutdown on/off voltage level‡	V _{IL}		0.4	V
Silutuowii oli/oli voltage level+	ViH	2	_	V

[‡] Relative to GND.

electrical characteristics at specified free-air temperature, $V_{DD} = 2.7 \text{ V}$, 5 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDITION	ONS	TA	MIN	TYP	MAX	UNIT
				25°C		250	3500	.,
	Input offset voltage			Full range			4500	μV
VIO		$V_{IC} = V_{DD}/2,$ $V_{O} = V_{DD}/2$	TI VOCO 4/F	25°C		250	4200	/
		$V_O = V_{DD}/2$	TLV2634/5	Full range			5200	μV
αΛΙΟ	Temperature coefficient of input offset voltage			25°C		3		μV/°C
			V _{DD} = 2.7 V	25°C	76	100		
CMBB	Common mode rejection ratio	\\\- CND to \/== 4 \/		Full range	67			dB
CMRR	Common-mode rejection ratio	$V_{IC} = GND \text{ to } V_{DD}-1 \text{ V}$	\/	25°C	77	100		aв
			$V_{DD} = 5 V$	Full range	74			
	Large-signal differential voltage	2		25°C	90	100		- 15
AVD	amplification	$R_L = 2 k\Omega$, $V_{O(PP)} = V_D$	D-1 V	Full range	82			dB



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V (unless otherwise noted) (continued)

input characteristics

PARAMETER		TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT
1	land affect account		25°C		1	50	
IIO	Input offset current	$V_{IC} = V_{DD}/2$,	Full range			100	A
	Land bin assumed	$V_{IC} = V_{DD}/2,$ $V_{O} = V_{DD}/2$	25°C		1	50	рA
IB	Input bias current		Full range			200	
r _{i(d)}	Differential input resistance		25°C		1000		GΩ
C _{i(c)}	Common-mode input capacitance	f = 1 kHz	25°C		12		pF

[†] Full range is –40°C to 125°C for the I-suffix.

output characteristics

	PARAMETER	TEST CONDITION	NS	T _A †	MIN	TYP	MAX	UNIT	
			\/ 0.7.\/	25°C	2.6	2.67			
		V V (0 1 4 mA	$V_{DD} = 2.7 V$	Full range	2.55				
		$V_{IC} = V_{DD}/2$, $I_{OH} = -1 \text{ mA}$.,	25°C	4.92	4.98			
V	I liab laval avitavit valtana		$V_{DD} = 5 V$	Full range	4.9			V	
VOH	High-level output voltage		\/ 0.7./	25°C	2.25	2.43		V	
		$V_{IC} = V_{DD}/2$, $I_{OH} = -10 \text{ mA}$	$V_{DD} = 2.7 V$	Full range	2.15				
			\/ 5 \/	25°C	4.7	4.8			
			$V_{DD} = 5 V$	Full range	4.65				
			\/ 27\/	25°C		0.03	0.1	m∨	
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$V_{DD} = 2.7 V$	Full range			0.15		
		$V_{IC} = V_{DD}/2$, $I_{OL} = 1 \text{ mA}$	Vpp - 5 V	25°C		0.025	0.08		
V	Laur laural austroust vialtaina		$V_{DD} = 5 V$	Full range			0.1		
VOL	Low-level output voltage	\\\-\\\-\\\\-\\\\\\\\\\\\\\\\\\\\\\\\\	\/ 27\/	25°C		0.26	0.45		
			$V_{DD} = 2.7 V$	Full range			0.47		
		$V_{IC} = V_{DD}/2$, $I_{OL} = 10 \text{ mA}$	V 5.V	25°C		0.2	0.3		
			$V_{DD} = 5 V$	Full range			0.35		
		V _{DD} = 2.7 V,	Sourcing			14			
1-	Output oursent	$V_O = 0.5 \text{ V from rail}$	Sinking	25°C		19		A	
IO	Output current	V _{DD} = 5 V,	Sourcing	25°C		28		mA	
		V _O = 0.5 V from rail	Sinking			28			
		Sourcing	$V_{DD} = 2.7 \text{ V}$			50			
loo	Chart airquit autaut aurrant	Sourcing	V _{DD} = 5 V	25°C		95		m 1	
los s	Short-circuit output current	Cinking	$V_{DD} = 2.7 \text{ V}$	25.0		50		mA	
		Sinking	V _{DD} = 5 V			95			

[†] Full range is –40°C to 125°C for the I-suffix.

power supply

PARAMETER		TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT
	Owner to a support (a see also a see)	V V /0	CLIDNI V	25°C		730	1000	
IDD	Supply current (per channel)	$V_O = V_{DD}/2$,	SHDN = V _{DD}	Full range			1350	μА
DCDD	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V},$	Nalaad	25°C	70	90		- 40
PSRR	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2$	No load	Full range	65			dB

[†] Full range is –40°C to 125°C for the I-suffix.



electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V (unless otherwise noted) (continued)

dynamic performance

	PARAMETER	TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT	
GBWP	Gain-bandwidth product	$R_L = 2 k\Omega$, $C_L = 10 pF$,	f = 10 kHz			9		MHz	
00.	$V_{DD} = 2.7 \text{ V},$ $V_{O(PP)} = 1.7 \text{ V}$				6		\// -		
SR+ Positive slew	Positive slew rate at unity gain	$R_L = 2 k\Omega$, $C_L = 50 pF$	$V_{DD} = 5 \text{ V},$ $V_{O(PP)} = 3.5 \text{ V}$			6		V/μs	
0.0	No setting all control of the first	D 010 0 50 F	$V_{DD} = 2.7 \text{ V},$ $V_{O(PP)} = 1.7 \text{ V}$	25°C		10		V/μs	
SR-	Negative slew rate at unity gain	$R_L = 2 k\Omega$, $C_L = 50 pF$	V _{DD} = 5 V, V _{O(PP)} = 3.5 V			9.5		V/μs	
φm	Phase margin	D. Also	C: 40 = E			50		0	
	Gain margin	$R_L = 2 k\Omega$,	$C_L = 10 pF$			20		dB	

[†] Full range is –40°C to 125°C for the I-suffix.

noise/distortion performance

PARAMETER		TEST CONDITIO	TA	MIN	TYP	MAX	UNIT		
			$A_V = 1$		0.003%				
THD + N Total harmonic distortion plus noise		$V_{O(PP)} = V_{DD}/2,$ $R_{I} = 2 k\Omega, f = 10 kHz$	A _V = 10		0.02%				
		110 - 2 100, 1 - 10 1012	A _V = 100	0500		0.095%			
\/	Equivalent input paids valte as	f = 1 kHz		25°C		50		nV/√ Hz	
V _n	Equivalent input noise voltage	f = 10 kHz				30		11V/\\\\\\\\	
In	Equivalent input noise current	f = 1 kHz	•			0.9		fA/√Hz	

shutdown characteristics

PARAMETER		TEST CONDITIONS		T _A †	MIN	TYP	MAX	UNIT
1	Supply current, per channel in shutdown	SHDN = 0.4 V		25°C		4	17	^
IDD(SHDN)	mode (TLV2630, TLV2633, TLV2635)			Full range			19	μΑ
4	A many life out to the company time of		V _{DD} = 2.7 V			4.5		
^t (on)	t _(on) Amplifier turnon time [‡]		V _{DD} = 5 V	25°C		1.5		μs
t(off)	Amplifier turnoff time‡	$R_L = 2 k\Omega$, $C_L = 10 pF$				200		ns

[†] Full range is –40°C to 125°C for the I-suffix.



[‡] Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.

DISSIPATION RATING TABLE

PACKAGE	(₀C\M) ⊖1C	[⊝] JA (°C/W)	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	T _A = 125°C POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
D (16)	25.7	114.7	1090 mW	218 mW
DBV (5)	55	324.1	385 mW	77.1 mW
DBV (6)	55	294.3	425 mW	85 mW
DGK (8)	54.2	259.9	481 mW	96.1 mW
DGS (10)	54.1	259.7	485 mW	97 mW
N (14, 16)	32	78	1600 mW	320.5 mW
P (8)	41	104	1200 mW	240.4 mW
PW (14)	29.3	173.6	720 mW	144 mW
PW (16)	28.7	161.4	774 mW	154.9 mW


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
Voн	High-level output voltage	vs High-level output current	4, 6
VOL	Low-level output voltage	vs Low-level output current	5, 7
I _{DD}	Supply current	vs Supply voltage	8
l _{DD}	Supply current	vs Free-air temperature	9
PSRR	Power supply rejection ratio	vs Frequency	10
A _{VD}	Differential voltage amplification & phase	vs Frequency	11
		vs Supply voltage	12
	Gain-bandwidth product	vs Free-air temperature	13
00	Oleverate	vs Supply voltage	14
SR	Slew rate	vs Free-air temperature	15, 16
фm	Phase margin	vs Load capacitance	17
Vn	Equivalent input noise voltage	vs Frequency	18
	Crosstalk	vs Frequency	19
	Voltage-follower large-signal pulse response		20
	Voltage-follower small-signal pulse response		21
I _{DD} (SHDN)	Shutdown supply current	vs Free-air temperature	22
IDD(SHDN)	Shutdown supply current	vs Supply voltage	23
IDD(SHDN)	Shutdown supply current/output voltage	vs Time	24



INPUT OFFSET VOLTAGE



COMMON-MODE INPUT VOLTAGE

1200

VDD = 5 V

TA = 25° C

98 800

400

-200

-0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5





Figure 1


LOW-LEVEL OUTPUT VOLTAGE


Figure 2

VICR - Common-Mode Input Voltage - V

Figure 3









LOW-LEVEL OUTPUT VOLTAGE

Figure 5
SUPPLY CURRENT

Figure 6








Figure 9

re 7 Figure 8



POWER SUPPLY REJECTION RATIO




Figure 10

DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE




Figure 11

GAIN-BANDWIDTH PRODUCT





Figure 12






Figure 14




Figure 15




Figure 16




Figure 17



EQUIVALENT INPUT NOISE VOLTAGE




Figure 18

VOLTAGE-FOLLOWER LARGE-SIGNAL





Figure 20

SHUTDOWN SUPPLY CURRENT



CROSSTALK




Figure 19

VOLTAGE-FOLLOWER SMALL-SIGNAL




Figure 21

SHUTDOWN SUPPLY CURRENT





Figure 23




SHUTDOWN SUPPLY CURRENT / OUTPUT VOLTAGE

TIME



TLV263x PACKAGE PINOUTS



NC - No internal connection





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV2630IDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAYI	Samples
TLV2631IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAZI	Samples
TLV2631IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VAZI	Samples
TLV2632IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AKG	Samples
TLV2632IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26321	Samples
TLV2634ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26341	Samples
TLV2634IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26341	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2630IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2631IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2631IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2632IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2632IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2634IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2630IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2631IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2631IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2632IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2632IDR	SOIC	D	8	2500	340.5	336.1	25.0
TLV2634IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022


TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV2634ID	D	SOIC	14	50	507	8	3940	4.32






- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated