

Mercury XU5 SoC Module

User Manual

Purpose

The purpose of this document is to present the characteristics of Mercury XU5 SoC module to the user, and to provide the user with a comprehensive guide to understanding and using the Mercury XU5 SoC module.

Summary

This document first gives an overview of the Mercury XU5 SoC module followed by a detailed description of its features and configuration options. In addition, references to other useful documents are included.

Product Information	Code	Name
Product	ME-XU5	Mercury XU5 SoC Module

Document Information	Reference	Version	Date
Reference / Version / Date	D-0000-445-001	08	16.02.2021

Approval Information	Name	Position	Date
Written by	DIUN	Design Engineer	08.06.2018
Verified by	gkoe, glac	Design Expert	22.06.2018
Approved by	DIUN	Manager, BU SP	16.02.2021

Copyright Reminder

Copyright 2021 by Enclustra GmbH, Switzerland. All rights are reserved.

Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior written permission of Enclustra GmbH, Switzerland.

Although Enclustra GmbH believes that the information included in this publication is correct as of the date of publication, Enclustra GmbH reserves the right to make changes at any time without notice.

All information in this document is strictly confidential and may only be published by Enclustra GmbH, Switzerland.

All referenced trademarks are the property of their respective owners.

Document History

Version	Date	Author	Comment	
08	16.02.2021	DIUN	Added information on Mercury heatsinks, added Mercury+ ST1 to accesories section, added information on FPGA fuses and warranty, on differential I/Os, on voltage monitoring outputs, other style updates	
07	25.07.2019	DIUN	Added information on new variants, on power supplies, corrected supported voltage range for VCC_BAT, corrected minimum MDIC clock frequency, other style updates	
06	17.05.2019	DIUN	Added information on new variants, updated EEPROM map accord- ingly, added information on RGMII delays, added information or Linux how-to guide	
05	18.01.2019	DIUN	Minor correction in the block diagrams	
04	16.01.2019	DIUN	Added information on voltage monitoring and heat sink, updated information on assembly variants	
03	12.09.2018	DIUN	Updated EEPROM map, other minor corrections	
02	22.08.2018	DIUN	Updates, corrections and additions based on revision 1 modules	
01	26.06.2018	DIUN	Version 01, preliminary	

Table of Contents

1	Overview 6
11	General
1.1	
1.1.1	
1.1.2	
1.1.4	Disposal and WEEE
1.1.5	Safety Recommendations and Warnings
1.1.6	Electrostatic Discharge 7
1.1.7	Electromagnetic Compatibility
1.2	Features
1.3	Deliverables
1.4	Accessories
1.4.1	Reference Design
1.4.2	Enclustra Build Environment
1.4.3	Enclustra Heat Sink
1.4.4	Mercury+ PE1 Base Board
1.4.5	Mercury + ST1 Base Board
1. 4 .5 1.5	Xilinx Tool Support
1.5	
2	Module Description 11
2.1	Block Diagram
2.2	Module Configuration and Product Codes
2.3	Article Numbers and Article Codes
2.3	Top and Bottom Views
2.4.1	
2.4.2	Bottom View
2.5	Top and Bottom Assembly Drawings 17
2.5.1	Top Assembly Drawing
2.5.2	Bottom Assembly Drawing
2.6	Module Footprint 18
2.7	Mechanical Data
2.8	Module Connector
2.9	User I/O
2.9.1	Pinout
2.9.2	I/O Pin Exceptions
2.9.3	Differential I/Os
2.9.4	I/O Banks
2.9.5	VCC_IO Usage
2.9.6	Signal Terminations
2.9.7	Multiplexed I/O (MIO) Pins
2.9.8	Analog Inputs
2.10	Multi-Gigabit Transceiver (MGT)
2.10	Power
2.11	
2.11.2	Power Enable/Power Good
2.11.3	Voltage Supply Inputs
2.11.4	Voltage Supply Outputs
2.11.5	Power Consumption
2.11.6	Heat Dissipation
2.11.7	Voltage Monitoring
2.12	Clock Generation
2.13	Reset
2.14	LEDs
2.15	DDR4 SDRAM (PS)

215.2 Signal Description 39 215.3 Termination 39 215.4 Parameters 40 216 DDR4 SDRAM (PL) 40 216.1 DDR4 SDRAM (PL) 40 216.2 Signal Description 41 216.3 Termination 41 216.4 Parameters 42 217.1 CSPI Flash 42 217.2 Signal Description 43 217.4 CSPI Flash Type 42 217.2 Signal Description 43 217.4 CSPI Flash Type 44 218.2 Signal Description 43 218.3 Bignal Description 44 218.4 Signal Description 44 218.2 Signal Description 44 218.2 Signal Description 44 210 Ethernet (PS) 44 220.1 Ethernet (PS) 44 220.2 SPHY Configuration 45 220.4 MDIO Address 45 220.5 PHY Configuration 46	2.15.1	DDR4 SDRAM Type	39
215.3 Parameters 40 215.4 Parameters 40 216.1 DDR4 SDRAM (PL) 40 216.2 Signal Description 41 216.3 Signal Description 41 216.4 Parameters 42 217.1 OSPI Flash 42 217.1 OSPI Flash Type 42 217.2 Signal Description 43 217.4 OSPI Flash Type 43 217.4 OSPI Flash Type 43 217.4 Signal Description 43 218.1 eMMC Flash 1 43 218.1 Signal Description 44 203 Signal Description 44 204 Gigabit Ethernet (PS) 44 202.1 Signal Description 44 203 Signal Description 44 204 MDIO Address 45 205 PHY Configuration 45 204 MDIO Address 46 211 Ethernet PHY Type 46 212.1 Signal Description 46	2.15.2		
215.4 Parameters 40 216 DDR4 SDRAM (PL) 40 216.1 DDR4 SDRAM (PL) 40 216.2 Signal Description 41 216.3 Termination 41 216.4 Parameters 42 217 OSPI Flash Type 42 217.1 OSPI Flash Type 42 217.2 Signal Description 43 217.4 OSPI Flash Corruption Risk 43 218 eMMC Flash 43 218.1 eMMC Flash 43 218.2 Signal Description 44 220.2 Signal Description 44 220.2 Signal Description 44 220.2 Signal Description 44 220.3 External Connectivity 45 220.4 MDIC Address 45 221.2 Signal Description 46 221.1 Ethermet PHY Type 46 221.2 Signal Description 45 221.3 Gigabit Ethernet (PL) 46 221.4 Signal Description </td <td>2.15.3</td> <td></td> <td>39</td>	2.15.3		39
216 DDR4 SDRAM (PL) 40 2161 DDR4 SDRAM (Pk) 41 2162 Signal Description 41 2163 Termination 41 2164 Parameters 42 2171 QSPI Flash 42 2171 QSPI Flash Type 42 2172 Signal Description 43 2174 QSPI Flash Type 43 2174 QSPI Flash Type 43 2181 eMMC Flash Type 43 2181 eMMC Flash Type 43 2181 eMMC Flash Type 44 2205 Signal Description 44 2201 Signal Description 44 2202 Signal Description 44 2203 Batternal Connectivity 45 2204 MDIO Address 45 2205 PHY Configuration 45 2205 PHY Configuration 46 2216 Gigabit Ethernet (PL) 46 2211 Signal Description 46 2212 Signal Description 47	2.15.4		40
2161 DDR4 SDRAM Type 41 2162 Signal Description 41 2163 Termination 41 2164 Parameters 42 217 QSPI Flash 42 217 SPI Flash 42 217 SIP Flash 42 217 SIP Flash Corruption Risk 43 2173 Configuration 43 2174 Signal Description Risk 43 218 MCR Flash 43 218 Signal Description 44 218 Signal Description 44 210 Gigabit Ethernet (PS) 44 2201 Stemether PHY Type 44 2203 Sternal Connectivity 45 2204 MDIO Address 45 2205 PHY Configuration 45 2211 Ethernet PHY Type 46 2212 Signal Description 45 2214 MDIO Address 46 2215 Sternal Connectivity 46 2214 MDIO Address 46	2.16		40
2162 Signal Description 41 2163 Termination 41 2164 Parameters 42 2171 QSPI Flash 42 2171 SIP Ishan Type 42 2172 Signal Description 43 2174 QSPI Flash Type 43 2174 QSPI Flash Type 43 2174 QSPI Flash Type 43 2181 eMMC Flash Type 43 2182 Signal Description 44 2183 Signal Description 44 2184 Gigabit Ethernet (PS) 44 2201 Signal Description 44 2202 Signal Description 44 2203 External Connectivity 45 2204 MDIO Address 45 2205 PHY Configuration 45 2211 Ethernet PHY Type 46 2212 Signal Description 46 2213 External Connectivity 46 2214 MDIO Address 46 2215 PHY Configuration 47 </td <td>2.16.1</td> <td></td> <td>41</td>	2.16.1		41
2163 Termination 41 217 QSPI Flash 42 217 CSPI Flash 42 217 Signal Description 43 217.3 Configuration 43 217.4 Configuration 43 217.5 Signal Description 43 217.4 Oxpl Flash Corruption Risk 43 218 MCR Flash 43 218.1 MCR Flash 43 218.2 Signal Description 44 219 SD Card 44 220.1 Ethernet (PS) 44 220.2 Signal Description 44 220.3 External Connectivity 45 220.4 MDIO Address 45 220.5 PHY Configuration 45 221.1 Ethernet (PL) 46 221.2 Signal Description 46 221.3 External Connectivity 46 221.4 MDIO Address 46 221.4 Signal Description 47 221.4 Signal Description 47	2 16 2		
2164 Parameters 42 2171 QSPI Flash Type 42 2172 Signal Description 43 2174 QSPI Flash Type 43 2174 QSPI Flash Corruption Risk 43 2174 QSPI Flash Corruption Risk 43 2181 eMMC Flash Type 43 2182 Signal Description 44 219 SD Card 44 2101 Ethernet PHY Type 44 2202 Signal Description 44 2203 External Connectivity 45 2204 MDIO Address 45 2205 PHY Configuration 45 2206 RGMII Delays Configuration 46 2211 Ethernet PHY Type 46 2212 Signal Description 46 2213 External Connectivity 46 2214 Htheret (PL) 46 2215 PHY Configuration 46 2214 KBMII Delays Configuration 47 2214 MDIO Address 46 2121 Starna		5 1	
217 QSPI Flash 42 217.1 QSPI Flash Type 42 217.2 Signal Description 43 217.3 Configuration 43 217.4 QSPI Flash Corruption Risk 43 218 MMC Flash Type 43 218.1 eMMC Flash Type 43 218.2 Signal Description 44 219 SD Card 44 210 External Connectivity 44 220.1 Signal Description 44 220.2 Signal Description 44 220.3 External Connectivity 45 220.4 MDIO Address 45 221.2 Gigabit Ethernet (PL) 46 221.1 Ethernal Connectivity 46 221.2 Signal Description 46 221.3 Signal Description 46 221.4 MDIO Address 46 221.4 Signal Description 47 221.5 Signal Description 46 221.4 MDIO Address 46 221.4 MDIO Addre			
217.1 OSPI Flash Type 42 2.17.2 Signal Description 43 2.17.4 OSPI Flash Corruption Risk 43 2.17.4 CSPI Flash Corruption Risk 43 2.18.1 eMMC Flash 43 2.18.2 Signal Description 44 2.19 SD Card 44 2.00 Signal Description 44 2.01 Ethernet PHY Type 44 2.02.0 Signal Description 44 2.02.1 Ethernet PHY Type 44 2.02.2 Signal Description 44 2.02.3 External Connectivity 45 2.03.5 PHY Configuration 45 2.04.6 RGMII Delays Configuration 45 2.11 Ethernet PHY Type 46 2.12.1 Signal Description 46 2.13 External Connectivity 46 2.14 MDIO Address 46 2.15 PHY Configuration 47 2.24.1 Bignal Description 47 2.24.2 Signal Description 47 <t< td=""><td></td><td></td><td></td></t<>			
217.2 Signal Description 43 217.4 QSPI Flash Corruption Risk 43 21.74 QSPI Flash Corruption Risk 43 21.8 eMMC Flash Type 43 21.8.1 eMMC Flash Type 43 21.8.2 Signal Description 44 22.0 Gigabit Ethernet (PS) 44 22.01 Ethernet PHY Type 44 22.02 Signal Description 44 22.03 External Connectivity 45 22.04 MDIO Address 45 22.05 Fly Configuration 45 22.06 RGMII Delays Configuration 45 22.11 Ethernet PHY Type 46 22.12 Signal Description 46 22.13 External Connectivity 46 22.14 MDIO Address 46 22.15 PHY Configuration 47 22.14 MDIO Address 46 22.15 PHY Configuration 47 22.15 Sternal Connectivity 46 22.16 RGMII Delays Configuration 47 </td <td></td> <td>•</td> <td></td>		•	
217.3 Configuration 43 217.4 QSPI Flash Corruption Risk 43 218 eMMC Flash 43 218.1 eMMC Flash Type 43 218.2 Signal Description 44 219 SD Card 44 220.1 Ethernet PHY Type 44 220.2 Signal Description 44 220.3 External Connectivity 45 220.4 MDIO Address 45 220.5 PHY Configuration 45 220.6 RGMII Delays Configuration 45 221.6 Gigabit Ethernet (PL) 46 221.1 Signal Description 46 221.2 Signal Description 46 221.3 External Connectivity 46 221.4 MDIO Address 46 221.3 Signal Description 46 221.4 MDIO Address 47 221.3 Signal Description 47 222.4 MDIO Address 47 22.13 Statenal Connectivity 46 22.14 <td< td=""><td></td><td></td><td></td></td<>			
217.4 QSPI Flash Corruption Risk 43 2.18 eMMC Flash Type 43 2.18.1 eMMC Flash Type 43 2.18.2 Signal Description 44 2.19 SD Card 44 2.10 Gigabit Ethernet (PS) 44 2.20.1 Ethernet PHV Type 44 2.20.2 Signal Description 44 2.20.3 External Connectivity 45 2.20.4 MDIO Address 45 2.20.5 PHY Configuration 45 2.20.6 RGMII Delays Configuration 45 2.21.1 Ethernet (PL) 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 Signal Description 47 2.21.4 MDIO Address 47 2.21.5 PHY Configuration 46 2.21.4 MDIO Address 47 2.21.5 USB 2.0 47 2.22 Signal Description 47 2.23			
218 eMMC Flash Type 43 2.18.1 eMMC Flash Type 43 2.18.2 Signal Description 44 2.19 SD Card 44 2.20 Gigabit Ethernet (PS) 44 2.20.1 Ethernet PHY Type 44 2.20.2 Signal Description 44 2.20.3 External Connectivity 45 2.20.4 MDIO Address 45 2.20.5 PHY Configuration 45 2.20.6 RGMII Delays Configuration 45 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 FHY Configuration 47 2.21.4 MDIO Address 46 2.21.4 MDIO Address 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.22.1			
2.18.1 eMMC Flash Type 43 2.18.2 Signal Description 44 2.19 SD Card 44 2.20 Gigabit Ethernet (PS) 44 2.20.1 Ethernet PHY Type 44 2.20.2 Signal Description 44 2.20.3 External Connectivity 45 2.20.4 MDIO Address 45 2.20.5 PHY Configuration 45 2.20.6 RGMII Delays Configuration 45 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 HDIO Address 46 2.21.5 PHY Configuration 46 2.21.4 Signal Description 47 2.21.4 USB PHY Type 47 2.21.2 Signal Description 47 2.22.1 USB PHY Type 47 2.22.1 USB PHY Type 47 2.22.1 USB PHY Type 47 2.23 Signal Description 47 2.24			
218.2 Signal Description 44 219 SD Card 44 220 Gigabit Ethernet (PS) 44 220.1 Ethernet PHY Type 44 220.2 Sternal Connectivity 45 220.3 External Connectivity 45 220.4 MDIO Address 45 220.5 PHY Configuration 45 220.6 RGMII Delays Configuration 45 221.1 Ethernet PHY Type 46 221.1 Ethernet PHY Type 46 221.2 Signal Description 46 221.3 External Connectivity 46 221.4 MDIO Address 46 221.2 Signal Description 46 221.3 External Connectivity 46 221.4 MDIO Address 46 221.2 Signal Description 47 221.2 USB 2.0 47 222.2 USB 2.0 47 222.2 USB 3.0 47 222.2 USB 3.0 47 222.2 USB 3.0 47 <td></td> <td></td> <td></td>			
2.19 SD Card 44 2.20 Gigabit Ethernet (PS) 44 2.20.1 Ethernet PHY Type 44 2.20.2 Signal Description 44 2.20.3 External Connectivity 45 2.20.4 MDIO Address 45 2.20.5 PHY Configuration 45 2.20.6 RGMII Delays Configuration 45 2.20.6 RGMII Delays Configuration 45 2.21 Gigabit Ethernet (PL) 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.4 MDIO Address 47 2.21.5 PHY Configuration 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.22.2 Signal Description 47 2.22.2 Signal Description 47			
220 Gigabit Ethernet (PS) 44 2201 Ethernet PHY Type 44 2202 Signal Description 44 2203 External Connectivity 45 2204 MDIO Address 45 2205 PHY Configuration 45 2206 RGMII Delays Configuration 45 221 Gigabit Ethernet (PL) 46 2211 Ethernal Connectivity 46 2212 Signal Description 46 2213 External Connectivity 46 2214 MDIO Address 46 2215 PHY Configuration 46 2214 MDIO Address 46 2215 PHY Configuration 47 2216 RGMII Delays Configuration 47 2221 USB 2.0 47 2222 Signal Description 47 2221 USB PHY Type 47 2222 Signal Description 47 2223 USB 3.0 47 2244 Display Port 48 255 Secure EEPROM		- j	
2201 Ethernet PHY Type 44 2202 Signal Description 44 2203 External Connectivity 45 2204 MDIO Address 45 2205 RiGMI Delays Configuration 45 2206 RGMI Delays Configuration 45 221 Gigabit Ethernet (PL) 46 2211 Ethernet PHY Type 46 2212 Signal Description 46 2213 External Connectivity 46 2214 MDIO Address 46 2215 PHY Configuration 46 2214 MDIO Address 46 2215 PHY Configuration 47 2216 RGMII Delays Configuration 47 2221 USB 2.0 47 2222 Signal Description 47 2223 USB PHY Type 47 224 USB 9.0 47 225 Secure EEPROM 49 261 EEPROM Type 49 262 Eugration 50 31 Configuration 51			
220.2 Signal Description 44 220.3 External Connectivity 45 220.4 MDIO Address 45 220.5 PHY Configuration 45 220.6 RGMII Delays Configuration 45 221.1 Ethernet PHY Type 46 221.2 Signal Description 46 221.3 External Connectivity 46 221.4 MDIO Address 46 221.3 External Connectivity 46 221.4 MDIO Address 46 221.5 PHY Configuration 46 221.4 MDIO Address 46 221.5 PHY Configuration 47 221.4 MDIO Address 46 221.5 USB 2.0 47 221.4 USB PLO 47 222.2 Signal Description 47 222.2 Signal Description 47 223.4 USB 3.0 47 224 Display Port 48 226 Secure EEPROM 49 226.1 EEPROM Type 49			
2.20.3 External Connectivity 45 2.20.4 MDIO Address 45 2.20.5 PHY Configuration 45 2.20.6 RGMII Delays Configuration 45 2.21.1 Ethernet (PL) 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 47 2.21.6 RGMII Delays Configuration 47 2.22.1 USB 2.0 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 50 3.1 Oortiguration Signals 50 3.2 Pull-U			
220.4 MDIO Address 45 220.5 PHY Configuration 45 22.06 RGMII Delays Configuration 45 2.21 Gigabit Ethernet (PL) 46 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.6 RGMII Delays Configuration 46 2.21.7 PHY Configuration 46 2.21.6 RGMII Delays Configuration 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.22.3 USB 30 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 50 3.1 Configuration 50 3.1 Configuration 52 3.2 Pull-Up D			
220.5 PHY Configuration 45 220.6 RGMII Delays Configuration 45 2.21 Gigabit Ethermet (PL) 46 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.6 RGMII Delays Configuration 47 2.21.6 RGMII Delays Configuration 47 2.22.1 USB 2.0 47 2.22.2 Signal Description 47 2.22.3 USB 9.0 47 2.22.4 Display Port 47 2.22.5 Signal Description 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 48 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 <			
22.0.6 RGMII Delays Configuration 45 2.21 Gigabit Ethernet (PL) 46 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.6 RGMII Delays Configuration 47 2.21 USB 2.0 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.5 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 50 3.1 Configuration 51 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.2 External Conne			
2.21 Gigabit Ethernet (PL) 46 2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.6 RGMII Delays Configuration 47 2.21 USB 2.0 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.22.3 USB 3.0 47 2.24 Display Port 47 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 49 3.1 Configuration 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.2 External Connectivity 53 3.6 MMC Boot Mode			
2.21.1 Ethernet PHY Type 46 2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.4 MDIO Address 46 2.21.6 RGMII Delays Configuration 46 2.21.7 USB PHY Configuration 47 2.22 USB 2.0 47 2.21.1 USB PHY Type 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 47 2.25 Real-Time Clock (RTC) 49 2.26 EEPROM 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 52 3.1 Configuration 51 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivit			
2.21.2 Signal Description 46 2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.6 RGMII Delays Configuration 47 2.22 USB 2.0 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mo		5	
2.21.3 External Connectivity 46 2.21.4 MDIO Address 46 2.21.5 PHY Configuration 46 2.21.6 RGMII Delays Configuration 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode			
2.2.1.4 MDIO Address 46 2.2.15 PHY Configuration 46 2.2.16 RGMII Delays Configuration 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.1 USB PHY Type 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode		5	
2.2.1.5 PHY Configuration 46 2.2.1.6 RGMII Delays Configuration 47 2.2.2 USB 2.0 47 2.2.2.1 USB PHY Type 47 2.2.2.2 Signal Description 47 2.2.3 USB 3.0 47 2.2.4 USB 3.0 47 2.2.5 Real-Time Clock (RTC) 48 2.2.5 Real-Time Clock (RTC) 49 2.2.6 Secure EEPROM 49 2.2.6.1 EEPROM Type 49 2.2.6.1 EEPROM Type 49 3 Device Configuration 49 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG 53 3.5.2 External Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode			
2.21.6 RGMII Delays Configuration 47 2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 47 2.25 Real-Time Clock (RTC) 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming via JTAG 54 3.11 <t< td=""><td>2.21.4</td><td></td><td></td></t<>	2.21.4		
2.22 USB 2.0 47 2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 49 3 Device Configuration 49 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.2 External Connectivity 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming via JTAG 54 3.11 QSPI Flash Programming rom an External SPI Master 54	2.21.5	PHY Configuration	46
2.22.1 USB PHY Type 47 2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 49 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming via JTAG 54 3.10 QSPI Flash Programming via JTAG 54 3.11 QSPI Flash Programming from an External SPI Master 54	2.21.6	RGMII Delays Configuration	47
2.22.2 Signal Description 47 2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.2 JTAG 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming via JTAG 54 3.11 QSPI Flash Programming from an External SPI Master 54	2.22	USB 2.0	47
2.23 USB 3.0 47 2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5.2 JTAG 52 3.5.4 Boot Mode 52 3.5.5 JTAG 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming via JTAG 54 3.11 QSPI Flash Programming from an External SPI Master 54	2.22.1	USB PHY Type	47
2.24 Display Port 48 2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 49 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5 JTAG 52 3.6 MMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming from an External SPI Master 54	2.22.2	Signal Description	47
2.25 Real-Time Clock (RTC) 49 2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 49 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5 JTAG 52 3.6 Module Connector 53 3.7 QSPI Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming from an External SPI Master 54	2.23	USB 3.0	47
2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5 JTAG 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming from an External SPI Master 54	2.24	Display Port	48
2.26 Secure EEPROM 49 2.26.1 EEPROM Type 49 3 Device Configuration 50 3.1 Configuration Signals 50 3.2 Pull-Up During Configuration 51 3.3 Power-on Reset Delay Override 52 3.4 Boot Mode 52 3.5 JTAG 52 3.5.1 JTAG on Module Connector 53 3.5.2 External Connectivity 53 3.6 eMMC Boot Mode 53 3.7 QSPI Boot Mode 53 3.8 SD Card Boot Mode 53 3.9 eMMC Flash Programming 54 3.10 QSPI Flash Programming from an External SPI Master 54	2.25	Real-Time Clock (RTC)	49
3Device Configuration503.1Configuration Signals503.2Pull-Up During Configuration513.3Power-on Reset Delay Override523.4Boot Mode523.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	2.26		
3Device Configuration503.1Configuration Signals503.2Pull-Up During Configuration513.3Power-on Reset Delay Override523.4Boot Mode523.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	2.26.1	EEPROM Type	49
3.1Configuration Signals503.2Pull-Up During Configuration513.3Power-on Reset Delay Override523.4Boot Mode523.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54			
3.2Pull-Up During Configuration513.3Power-on Reset Delay Override523.4Boot Mode523.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	3		50
3.3Power-on Reset Delay Override523.4Boot Mode523.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54			50
3.4Boot Mode523.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	3.2	Pull-Up During Configuration	51
3.5JTAG523.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	3.3	Power-on Reset Delay Override	52
3.5.1JTAG on Module Connector533.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	3.4	Boot Mode	52
3.5.2External Connectivity533.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming from an External SPI Master54	3.5	JTAG	52
3.6eMMC Boot Mode533.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming via JTAG543.11QSPI Flash Programming from an External SPI Master54	3.5.1	JTAG on Module Connector	53
3.7QSPI Boot Mode533.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming via JTAG543.11QSPI Flash Programming from an External SPI Master54	3.5.2	External Connectivity	53
3.8SD Card Boot Mode533.9eMMC Flash Programming543.10QSPI Flash Programming via JTAG543.11QSPI Flash Programming from an External SPI Master54	3.6	eMMC Boot Mode	53
3.9eMMC Flash Programming543.10QSPI Flash Programming via JTAG543.11QSPI Flash Programming from an External SPI Master54	3.7	QSPI Boot Mode	53
3.10QSPI Flash Programming via JTAG543.11QSPI Flash Programming from an External SPI Master54	3.8	SD Card Boot Mode	53
3.10QSPI Flash Programming via JTAG543.11QSPI Flash Programming from an External SPI Master54	3.9	eMMC Flash Programming	54
3.11 QSPI Flash Programming from an External SPI Master	3.10	5 5	54
	3.11		54
	3.12	Enclustra Module Configuration Tool	55

4 4.1 4.2 4.3 4.4 4.4.1	I2C Communication Overview Signal Description I2C Address Map Secure EEPROM Memory Map	56 56 57
5 5.1 5.2	Operating Conditions Absolute Maximum Ratings Recommended Operating Conditions	
6 6.1 6.2	Ordering and Support Ordering Support Ordering	

1 Overview

1.1 General

1.1.1 Introduction

The Mercury XU5 SoC module combines the Xilinx Zynq® UltraScale+ MPSoC (Multiprocessor System-on-Chip) device with USB 3.0, PCIe® Gen3 ×4, PCIe® Gen2 ×4, two USB 2.0 PHYs, two Gigabit Ethernet PHYs, DDR4 SDRAM with Error Correction Code (ECC), eMMC flash, multi-gigabit transceivers, high-speed LVDS I/O, and is available in industrial temperature range, forming a complete and powerful embedded processing system.

The use of the Mercury XU5 SoC module, in contrast to building a custom MPSoC hardware, significantly reduces development effort and redesign risk and improves time-to-market for the embedded system.

Together with Mercury base boards, the Mercury XU5 SoC module allows the user to quickly build a system prototype and start with application development.

The Enclustra Build Environment [15] is available for the Mercury XU5 SoC module. This build system allows the user to quickly set up and run Linux on any Enclustra SoC module. It allows the user to choose the desired target and download all the required binaries, such as bitstream and FSBL (First Stage Boot Loader). It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root file system.

1.1.2 Warranty

Please refer to the General Business Conditions, available on the Enclustra website [1].

Warning!

Please note that the warranty of an Enclustra module is voided if the FPGA fuses are blown. This operation is done at own risk, as it is irreversible. Enclustra cannot test the module in case of a warranty product return.

1.1.3 RoHS

The Mercury XU5 SoC module is designed and produced according to the Restriction of Hazardous Substances (RoHS) Directive (2011/65/EC).

1.1.4 Disposal and WEEE

The Mercury XU5 SoC module must be properly disposed of at the end of its life.

The Waste Electrical and Electronic Equipment (WEEE) Directive (2002/96/EC) is not applicable for the Mercury XU5 SoC module.

1.1.5 Safety Recommendations and Warnings

Mercury modules are not designed to be "ready for operation" for the end-user. These can only be used in combination with suitable base boards. Proper configuration of the hardware before usage is required.

Ensure that the power supply is disconnected from the board before inserting or removing the Mercury XU5 SoC module, connecting interfaces, or connecting jumpers.

Touching the capacitors of the DC-DC converters can lead to voltage peaks and permanent damage; overvoltage on power or signal lines can also cause permanent damage to the module.

Warning!

It is possible to mount the Mercury XU5 SoC module the wrong way round on the base board - always check that the mounting holes on the base board are aligned with the mounting holes of the Mercury XU5 SoC module.

The base board and module may be damaged if the module is mounted the wrong way round and powered up.

1.1.6 Electrostatic Discharge

Electronic boards are sensitive to electrostatic discharge (ESD). Please ensure that the product is handled with care and only in an ESD-protected environment.

1.1.7 Electromagnetic Compatibility

The Mercury XU5 SoC module is a Class A product (as defined in IEC 61000-3-2 standard) and is not intended for use in domestic environments. The product may cause electromagnetic interference, for which appropriate measures must be taken.

1.2 Features

- Xilinx Zynq[®] UltraScale+[™] MPSoC
 - XCZU2CG/XCZU2EG/XCZU3EG/XCZU4CG/XCZU4EV/XCZU5EV device
 - SFVC784 package
 - Dual-/Quad-core ARM[®] Cortex[™]-A53 MPCore[™] up to 1.500 GHz
 - Dual-core ARM[®] Cortex[™]-R5 MPCore[™] up to 600 MHz
 - Mali-400 MP2 GPU (not for CG variants)
 - H.264 / H.265 Video Codec (only for EV variants)
 - Xilinx 16nm FinFET+ FPGA fabric
- ZU2CG/ZU2EG/ZU3EG: 178 user I/Os
 - 14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
 - 144 FPGA I/Os (single-ended, differential or analog)
 - 92 HP I/Os (up to 1.8 V)
 - 52 HD I/Os (up to 3.3 V)
 - 20 GTR MGT signals (clock and data)
- ZU4CG/ZU4EV/ZU5EV: 178 user I/Os
 - 14 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
 - 124 FPGA I/Os (single-ended, differential or analog)
 - 72 HP I/Os (up to 1.8 V)
 - 52 HD I/Os (up to 3.3 V)
 - 40 MGT signals (clock and data)
 - 20 GTH MGT signals
 - 20 GTR MGT signals
- ZU4CG/ZU4EV/ZU5EV devices: 4 GTH MGTs @ 12.5 Gbit/sec and 2 reference input clock differential pairs
- ZU4CG/ZU4EV/ZU5EV devices: PCIe Gen3 ×4 (Xilinx built-in PCIe integrated block using GTH lines)
- 4 GTR MGTs @ 6 Gbit/sec and 2 reference input clock differential pairs

- PCIe Gen2 ×4 (Xilinx built-in PCIe hard block using GTR lines)
- Up to 8 GB DDR4 SDRAM with ECC on PS side
- Up to 2 GB DDR4 SDRAM on PL side
- 64 MB quad SPI flash
- 16 GB eMMC flash
- $2 \times \text{Gigabit Ethernet PHYs}$
- 2 \times USB 2.0 PHYs (host and host/device)
- USB 3.0 (Xilinx built-in USB 3.0 hard block using GTR lines)
- Real-time clock
- CAN, UART, SPI, I2C, SDIO/MMC
- Small form factor (56 \times 54 mm)
- 5 to 15 V supply voltage

1.3 Deliverables

- Mercury XU5 SoC module
- Mercury XU5 SoC module documentation, available via download:
 - Mercury XU5 SoC Module User Manual (this document)
 - Mercury XU5 SoC Module Reference Design [2]
 - Mercury XU5 SoC Module IO Net Length Excel Sheet [3]
 - Mercury XU5 SoC Module FPGA Pinout Excel Sheet [4]
 - Mercury XU5 SoC Module FPGA Pinout Assembly Variants Excel Sheet [5]
 - Mercury XU5 SoC Module User Schematics (PDF) [6]
 - Mercury XU5 SoC Module Known Issues and Changes [7]
 - Mercury XU5 SoC Module Footprint (Altium, Eagle, Orcad and PADS) [8]
 - Mercury XU5 SoC Module 3D Model (PDF) [9]
 - Mercury XU5 SoC Module STEP 3D Model [10]
 - Mercury Mars Module Pin Connection Guidelines [11]
 - Mercury Master Pinout [12]
 - Mercury Heatsink Application Note [18]
 - Enclustra Build Environment [15] (Linux build environment; refer to Section 1.4.2 for details)
 - Enclustra Build Environment How-To Guide [16]

1.4 Accessories

1.4.1 Reference Design

The Mercury XU5 SoC module reference design features an example configuration for the Zynq Ultrascale+ MPSoC device, together with an example top level HDL file for the user logic.

A number of software applications are available for the reference design, that show how to initialize the peripheral controllers and how to access the external devices. Pre-compiled binaries are included in the archive, so that the user can easily check that the hardware is functional.

The reference design can be downloaded from Github: https://github.com/enclustra.

1.4.2 Enclustra Build Environment

The Enclustra Build Environment (EBE) [15] enables the user to quickly set up and run Linux on any Enclustra SoC module or system board. It allows the user to choose the desired target, and download all the required binaries, such as bitstream and FSBL. It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root file system.

The Enclustra Build Environment features a graphical user interface (GUI) and a command line interface (CLI) that facilitates the automatic build flow.

The Enclustra Build Environment How-To Guide [16] describes in more detail how to use the EBE to customize the provided software for the user application. The document provides information on the configuration options for U-boot, Linux kernel and Buildroot, debugging possibilities for Linux applications, customization of device trees and integration of existing or new kernel drivers.

1.4.3 Enclustra Heat Sink

For Mercury modules an Enclustra heat sink is available for purchase along with the product. Please refer to section 2.11.6 for further information on the available cooling options.

1.4.4 Mercury+ PE1 Base Board

- 168-pin Hirose FX10 module connectors (PE1-200: 2 connectors; PE1-300/400: 3 connectors)
- System controller
- Power control
- System monitor (PE1-300/400)
- Current sense (PE1-300/400)
- Low-jitter clock generator (PE1-300/400)
- microSD card holder
- User EEPROM
- eMMC managed NAND flash (PE1-300/400)
- PCIe ×4 interface
- USB 3.0 device connector
- USB 2.0 host connector (PE1-200: 1 connector; PE1-300/400: 4 connectors)
- Micro USB 2.0 device (UART, SPI, I2C, JTAG) connector
- $2 \times RJ45$ Gigabit Ethernet connectors
- mPCle/mSATA card holder (USB only) (PE1-300/400)
- SIM card holder (optional, PE1-300/400 only)
- SMA clock and data in/out (optional, PE1-300/400 only)
- $1 \times FMC LPC$ connector (PE1-200)
- $1 \times FMC$ HPC connector (PE1-300)
- $2 \times FMC LPC$ connector (PE1-400)
- 2×40 -pin Anios pin header
- 3×12 -pin IO headers
- 5 to 15 V DC supply voltage
- USB bus power (with restrictions)

Please note that the available features depend on the equipped Mercury module type and on the selected base board variant.

1.4.5 Mercury+ ST1 Base Board

- 168-pin Hirose FX10 module connectors (3 connectors)
- 2 × MIPI D-PHY connectors: CSI and CSI/DSI (requires FPGA support)
- Mini DisplayPort connector (requires FPGA support)
- HDMI connector (requires FPGA support)
- SFP+ connector
- Low-jitter clock generator
- USB 3.0 device connector
- USB 3.0 host connector
- FTDI USB 2.0 device controller with micro USB device connector (UART, SPI, I2C, JTAG)
- $2 \times RJ45$ Gigabit Ethernet connectors
- $1 \times FMC$ HPC connector (note: not all pins are available)
- 2×40 -pin Anios pin header
- 3×12 -pin IO headers
- microSD card holder
- 5 to 15 V DC supply voltage

• Form factor: $100 \times 120 \text{ mm}$

Please note that the available features depend on the equipped Mercury module type.

1.5 Xilinx Tool Support

The MPSoC devices equipped on the Mercury XU5 SoC module are supported by the Vivado HL WebPACK Edition software, which is available free of charge. Please contact Xilinx for further information.

2 Module Description

2.1 Block Diagram



Figure 1: Hardware Block Diagram



Figure 2: Hardware Block Diagram - G1 Variants

The main component of the Mercury XU5 SoC module is the Xilinx Zynq Ultrascale+ MPSoC device. Most of its I/O pins are connected to the Mercury module connector, making up to 158 regular user I/Os available to the user. Further, up to 8 MGT pairs are available on the module connector, making possible the implementation of several high-speed protocols such as PCIe Gen3/Gen2 ×4 and USB 3.0 (simultaneous usage of all the interfaces is limited to the available hardware resources i.e. number of transceivers and lane mapping).

The "G1" module variants offer 158 regular I/Os and 4 GTH MGT lines on the module connector at the tradeoff of no GTR transceivers available. Section 2.9.2 describes in more detail the module assembly variants and routing options around the Processing System (PS) and Programmable Logic (PL) transceivers and I/Os.

The MPSoC device can boot from the on-board QSPI flash, from the eMMC flash or from an external SD card. For development purposes, a JTAG interface is connected to Mercury module connector.

The available standard configurations include a 16 GB eMMC flash, a 64 MB quad SPI flash, up to 8 GB DDR4 SDRAM with ECC connected to the Processing System (PS) and up to 2 GB DDR4 SDRAM connected to the Programmable Logic (PL). The DDR configuration on the smallest module variant (ME-XU5-2CG-1E-D10H) does not support ECC and has only half of the DDR4 bandwidth (32-bit interface instead of 64-bit).

The module is equipped with two Gigabit Ethernet PHYs and two USB 2.0 PHYs, making it ideal for communication applications.

A real-time clock is available on the Xilinx Zynq Ultrascale+ MPSoC device.

On-board clock generation is based on a 33.33 MHz crystal oscillator and a 100 MHz LVDS oscillator for the PL. In addition, two oscillators delivering 100 MHz and 27 MHz reference clocks for the MGT GTR lines, are equipped on the module.

The module's internal supply voltages are generated from a single input supply of 5 - 15 V DC. Some of these voltages are available on the Mercury module connectors to supply circuits on the base board.

Six LEDs are connected to the MPSoC pins for status signaling.

2.2 Module Configuration and Product Codes

Table 1 describes the available standard module configurations. Custom configurations are available; please contact Enclustra for further information.

Product Code	MPSoC	DDR4 (PS)	DDR4 (PS)	DDR4 (PL)	Temperature
		SDRAM	ECC	SDRAM	Range
ME-XU5-2CG-1E-D10H ¹	XCZU2CG- 1SFVC784E	1 GB	×	512 MB	0 to +85° C
ME-XU5-2EG-1I-D11E	XCZU2EG- 1SFVC784I	2 GB	1	512 MB	-40 to +85° C
ME-XU5-3EG-2I-D11E	XCZU3EG- 2SFVC784I	2 GB	1	512 MB	-40 to +85° C
ME-XU5-4CG-1E-D11E-G1 ²	XCZU4CG- 1SFVC784E	2 GB	1	512 MB	0 to +85° C
ME-XU5-4EV-1I-D11E	XCZU4EV- 1SFVC784I	2 GB	1	512 MB	-40 to +85° C
ME-XU5-4EV-1I-D11E-G1 ²	XCZU4EV- 1SFVC784I	2 GB	1	512 MB	-40 to +85° C
ME-XU5-5EV-1E-D11E	XCZU5EV- 1SFVC784E	2 GB	1	512 MB	0 to +85° C
ME-XU5-5EV-2I-D12E	XCZU5EV- 2SFVC784I	4 GB	1	1 GB	-40 to +85° C
ME-XU5-5EV-2I-D12E-G1 ²	XCZU5EV- 2SFVC784I	4 GB	1	1 GB	-40 to +85° C
ME-XU5-5EV-3E-D13E	XCZU5EV- 3SFVC784E	8 GB	1	2 GB	0 to +85° C

Table 1: Standard Module Configurations

The product code indicates the module type and main features. Figure 3 describes the fields within the product code.

¹This variant supports only half of the DDR4 bandwidth on the PS side (32-bit interface instead of 64-bit). Refer to Section 2.15 for details.

²G1 assembly variants offered for migration purposes or for cases where the end application does not require GTR transceivers, but instead more regular I/Os. It can be used when porting an existing design from Mercury ZX1 or ZX5 to Mercury XU5 SoC module. Please refer to Section 2.9.2 for details on assembly options and migration guidelines. This variant was referred to as "X1" variant in previous user manual versions.



Figure 3: Product Code Fields

Please note that for the first revision modules or early access modules, the product code may not respect entirely this naming convention. Please contact Enclustra for details on this aspect.

2.3 Article Numbers and Article Codes

Every module is uniquely labeled, showing the article number and serial number. An example is presented in Figure 4.



Figure 4: Module Label

The correspondence between article number and article code is shown in Table 2. The article code represents the product code, followed by the revision; the R suffix and number represent the revision number.

The revision changes and product known issues are described in the Mercury XU5 SoC Module Known Issues and Changes document [7].

Article Number	Article Code
EN101970	ME-XU5-2EG-1I-D11E-R1
EN102025	ME-XU5-3EG-2I-D11E-R1
EN102026	ME-XU5-4EV-1I-D11E-R1
EN102027	ME-XU5-5EV-2I-D12E-R1
EN102028	ME-XU5-5EV-3E-D13E-R1
EN102060	ME-XU5-5EV-2I-D12E-G1-R1
EN102596	ME-XU5-2CG-1E-D10H-R1.2
EN102224	ME-XU5-2EG-1I-D11E-R1.2
EN102225	ME-XU5-3EG-2I-D11E-R1.2
EN102598	ME-XU5-4CG-1E-D11E-G1-R1.2
EN102226	ME-XU5-4EV-1I-D11E-R1.2
EN102285	ME-XU5-4EV-1I-D11E-G1-R1.2
EN102599	ME-XU5-5EV-1E-D11E-R1.2
EN102227	ME-XU5-5EV-2I-D12E-R1.2
EN102229	ME-XU5-5EV-2I-D12E-G1-R1.2
EN102228	ME-XU5-5EV-3E-D13E-R1.2

Table 2: Article Numbers and Article Codes

2.4 Top and Bottom Views

2.4.1 Top View



Figure 5: Module Top View

2.4.2 Bottom View



Figure 6: Module Bottom View

Please note that depending on the hardware revision and configuration, the module may look slightly different than shown in this document.

2.5 Top and Bottom Assembly Drawings

2.5.1 Top Assembly Drawing



Figure 7: Module Top Assembly Drawing

2.5.2 Bottom Assembly Drawing



Figure 8: Module Bottom Assembly Drawing

Please note that depending on the hardware revision and configuration, the module may look slightly different than shown in this document.

2.6 Module Footprint

Figure 9 shows the dimensions of the module footprint on the base board.

Enclustra offers Mercury and Mercury + modules of various geometries having widths of 56, 64, 65, 72 or 74 mm and having different topologies for the mounting holes. If different module types shall be fixed on the base board by screws, additional mounting holes may be required to accommodate different modules. The footprints of the module connectors for the base board design are available for different PCB design tools (Altium, PADS, Eagle, Orcad) [8] and include the required information on the module sizes and holes.

The maximum component height under the module is dependent on the connector type - refer to Section 2.8 for detailed connector information.



Figure 9: Module Footprint - Top View

Warning!

It is possible to mount the Mercury XU5 SoC module the wrong way round on the base board - always check that the mounting holes on the base board are aligned with the mounting holes of the Mercury XU5 SoC module.

2.7 Mechanical Data

Table 3 describes the mechanical characteristics of the Mercury XU5 SoC module. A 3D model (PDF) and a STEP 3D model are available [9], [10].

Symbol	Value
Size	$56 \times 54 \text{ mm}$
Component height top	3.32 mm
Component height bottom	1.35 mm
Weight	26 g

Table 3: Mechanical Data

2.8 Module Connector

Two Hirose FX10 168-pin 0.5 mm pitch headers with a total of 336 pins have to be integrated on the base board. Up to four M3 screws may be used to mechanically fasten the module to the base board. Do not use excessive force to tighten the screws, as this could damage the module.

The pinout of the module connector is found in the Mercury Master Pinout Excel Sheet [12]. The connector is available in different packaging options and different stacking heights. Some examples are presented in Table 4. Please refer to the connector datasheet for more information.

Reference	Туре	Description
Mercury module connector	FX10A-168S-SV	Hirose FX10, 168-pin, 0.5 mm pitch
Base board connector	FX10A-168P-SV(71)	Hirose FX10, 168-pin, 0.5 mm pitch, 4 mm stacking height
Base board connector	FX10A-168P-SV1(71)	Hirose FX10, 168-pin, 0.5 mm pitch, 5 mm stacking height

Table 4: Module Connector Types

Figure 10 indicates the pin numbering for the Mercury module connectors from the top view of the base board. The connector pins are numbered as follows:

- Connector A: from J800-1 to J800-168
- Connector B: from J801-1 to J801-168



Figure 10: Pin Numbering for the Module Connector

Warning!

Do not use excessive force to latch a Mercury module into the Mercury connectors on the base board, as this could damage the module and the base board; always make sure that the module is correctly oriented before mounting it into the base board.

2.9 User I/O

2.9.1 Pinout

Information on the Mercury XU5 SoC module pinout can be found in the Enclustra Mercury Master Pinout [12], and in the additional document Enclustra Module Pin Connection Guidelines [11].

Warning!

Please note that the pin types on the schematics symbol of the module connector and in the Master Pinout document are for reference only. On the Mercury XU5 SoC module it may be possible that the connected pins do not have the targeted functions (such as primary clocks, differential pins, MGT signals, etc).

The naming convention for the user I/Os located in HP banks is: IO_B<BANK>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>.

For example, IO_B66_L4_AD7_G3_P is located on pin G3 of I/O bank 66, pair 4, it is a System Monitor differential auxiliary analog input capable pin and it has positive polarity, when used in a differential pair.

The HD banks are numbered differently depending on the MPSoC device equipped on the module:

- Bank E represents:
 - I/O bank 25 for ZU2/ZU3 devices
 - I/O bank 45 for ZU4/ZU5 devices
- Bank F represents:
 - I/O bank 26 for ZU2/ZU3 devices
 - I/O bank 46 for ZU4/ZU5 devices
- Bank N represents:
 - I/O bank 24 for ZU2/ZU3 devices
 - I/O bank 44 for ZU4/ZU5 devices
- Bank O represents:
 - I/O bank 44 for ZU2/ZU3 devices
 - I/O bank 43 for ZU4/ZU5 devices

The naming convention for the user I/Os located in HD banks is: IO_B<BANK_LETTER>_L<PAIR><_SPECIAL_FUNCTION>_<PACKAGE_PIN>_<POLARITY>

For example, IO_BO_L6_HDGC_AD6_AD12_N is located on pin AD12 of I/O bank O, pair 6, it is a System Monitor differential auxiliary analog input capable pin and also a clock capable pin and it has negative polarity, when used in a differential pair.

The global clock capable pins are marked with "GC" (HP I/O banks) or with "HDGC" (HD I/O banks) in the signal name. For details on their function and usage, please refer to the Xilinx documentation.

Table 5 includes information related to the total number of I/Os available in each I/O bank and possible limitations.

Signal Name	Sign.	Pairs	Differential	Single-	I/O Bank
				ended	
IO_B65_<>	44	22	In/Out	In/Out	65 (HP) ³
IO_B66_<>	48	24	In/Out	In/Out	66 (HP) ³
IO_BE_<>	4	2	In/Out (no LVDS/LVPECL outputs supported; internal differential ter- mination not supported) Refer to Section 2.9.3 for details.	In/Out	25 (HD) ³ for ZU2/ZU3 45 (HD) ³ for ZU4/ZU5
IO_BF_<>	2	1	In/Out (no LVDS/LVPECL outputs supported; internal differential ter- mination not supported) Refer to Section 2.9.3 for details.	In/Out	26 (HD) ³ for ZU2/ZU3 46 (HD) ³ for ZU4/ZU5
IO_BN_<>	24	12	In/Out (no LVDS/LVPECL outputs supported; internal differential ter- mination not supported) Refer to Section 2.9.3 for details.	In/Out	24 (HD) ³ for ZU2/ZU3 44 (HD) ³ for ZU4/ZU5
IO_BO_<>	24	12	In/Out (no LVDS/LVPECL outputs supported; internal differential ter- mination not supported) Refer to Section 2.9.3 for details.	In/Out	44 (HD) ³ for ZU2/ZU3 43 (HD) ³ for ZU4/ZU5
Total	146	73	-	-	-

Table 5: User I/Os

Please note that not all I/Os listed in Table 5 are available on the module connector. Certain user I/Os on the module connectors can be connected to various MPSoC I/Os, depending on the product variant. Section 2.9.2 lists and describes the connectivity for these pins for each assembly variant. The multi-use signals on the module connector are not named according to the naming convention described above.

The multi-gigabit transceiver (MGT) are described in section 2.10.

2.9.2 I/O Pin Exceptions

The I/O pin exceptions are pins with special functions or restrictions (for example, when used in combination with certain Mercury boards they may have a specific role).

 $^{^{3}}$ HD = high density pins, HP = high performance pins; Refer to the Zynq UltraScale+ MPSoC Overview [23] for details.

PCIe Reset Signal (PERST#)

Table 6 lists the I/O pin exceptions on the Mercury XU5 SoC module related to the PCIe reset connection.

I/O Name	Module Connector Pin	Description
PS_MIO42_PERST#	A-104	When the pin has a low value, its value is routed via a 1 k Ω resistors to ETH0_TXD3_PERST# pin (MIO30) and via a 47 k Ω resistor to IO_B65_L24_PERSTN_H8_N (module pin B-126) for PCIe PERST# connection im- plementation

Table 6: I/O Pin Exceptions - PERST#

When the Mercury XU5 SoC module is used in combination with a Mercury+ PE1 base board as a PCIe device, the PERST# signal coming from the PCIe edge connector on the module connector pin A-104 (PS_MIO42_PERST#) is driven further to IO_B65_L24_PERSTN_H8_N and to ETH0_TXD3_PERST# (MIO30) when its value is low.

When a PCIe block on the PL side is used, the PERST# signal is connected to the FPGA pin IO_B65_L24_PER-STN_H8_N via a 47 k Ω resistor. In situations in which a custom board is used or PCIe functionality on the PL side is not required, this FPGA pin can be used in the same manner as a regular I/O pin.

When a PCIe block on the PS side is used, the PERST# signal is routed via a 1 k Ω resistor to MIO30. This is the default MIO pin used for the reset signal of the PCIe PS built-in block, therefore it was chosen for the reset implementation. The Ethernet controller 0 is disabled when the PCIe hard block is used; note that any other valid position for PERST# would have resulted in having the Ethernet controller disabled.

Using a PCIe block in the PL simultaneously with Gigabit Ethernet 0 interface on the PS side is possible. Simultaneous usage of two PCIe endpoints on the PL and PS sides is not supported and was not tested on Enclustra side.

In situations in which PCIe functionality is not required, PS_MIO42_PERST# pin can be used in the same manner as a regular MIO pin.

For root complex applications the PERST# signal can be placed on any unused MIO pin (the restriction on MIO30/42 does not apply in this case).

Assembly Options and Migration between Modules

Depending on the equipped MPSoC device on the Mercury XU5 SoC module, the type and number of user I/Os available on the module connector may differ.

On the Mercury XU5 SoC modules equipped with bigger MPSoC devices (ZU4/ZU5) there are four GTH MGT transceiver lines and two differential clock inputs available, in addition to the GTR MGT lines and clocks located on the PS side.

On the modules equipped with smaller MPSoC devices (ZU2/ZU3), the signals on the module connector are routed to regular I/Os instead of GTH MGTs.

Table 7 presents the assembly variants for different product configurations. The signals on the module connector are routed to different types of I/Os, depending on the product variant. To find out where exactly these pins are routed, refer to the naming conventions for regular user I/Os (Section 2.9.1) and for MGT signals (Section 2.10). Table 7 is also available in a separate file, FPGA Pinout Assembly Variants Excel Sheet [5]. Figures 11, 12 and 13 depict the assembly variants information.

The assembly options affect the MGT connections on connector B (depending mainly on the MPSoC device's capabilities) and two pins on connector A, which can be routed to MIO pins (PS side) or to FPGA pins (PL side).

For migration from the Zynq-7000 family modules, Mercury ZX1-30 and Mercury ZX5, to the Zynq Ultrascale+ family, the additional "G1" module variants with ZU4 or ZU5 devices can be used. These variants offer MGT and MIO/FPGA pins (A-82, A-84) compatibility. For ZX1 modules having 8 MGT lines (ZX1-35/ZX1-45 variants), only partial pinout compatibility can be achieved.

The "G1" assembly variants can be also be useful in cases where the end application does not require GTR transceivers, but instead more regular I/Os.

Design support files such as the Mercury Master Pinout [12], Mercury XU5 SoC Module User Schematics [6], and Mercury XU5 SoC Module FPGA Pinout Assembly Variants Excel Sheet [5] offer additional information on assembly options and migration guidelines. In the user schematics, this information is depicted in the "Assembly Variants" section at the end of the PDF file (MGT_A, MGT_B, MGT_C).

Custom assembly variants are also available. Please contact Enclustra support if none of the standard options fulfills your system requirements.



Figure 11: Assembly Options for MGT TX/RX Signals



Figure 12: Assembly Options for MGT REFCLK Signals



Figure 13: Assembly Options for MIO/PL Signals

Module Variant		ME-XU5-2CG/2EG/3EG	ME-XU5-4CG/4EV/5EV	ME-XU5-4CG/4EV/5EV-G1
Compatibility		XU1 (partially)	XU1 (partially) XU1	
Signal Name	Pin	MPSoC Pin Connectivity		
MGT_B224_REF- CLK0_Y6_B66_L11_D4_P	B-3	IO_B66_L11_GC_D4_P	MGT_B224_REFCLK0_Y6_P	IO_B66_L11_GC_D4_P
MGT_B224_REF- CLK0_Y5_B66_L11_C4_N	B-5	IO_B66_L11_GC_C4_N	MGT_B224_REFCLK0_Y5_N	IO_B66_L11_GC_C4_N
MGTPS_REF- CLK1_E21_B66_L1_G1_P	B-7	IO_B66_L1_G1_P	MGTPS_REFCLK1_E21_P	IO_B66_L1_G1_P
MGTPS_REF- CLK1_E22_B66_L1_F1_N	B-9	IO_B66_L1_F1_N	MGTPS_REFCLK1_E22_N	IO_B66_L1_F1_N
MGTPS_TX0_E25_MGT_ B224_TX0_W4_P	B-13	MGTPS_TX0_E25_P	MGTPS_TX0_E25_P	MGT_B224_TX0_W4_P
MGTPS_TX0_E26_MGT_ B224_TX0_W3_N	B-17	MGTPS_TX0_E26_N	MGTPS_TX0_E26_N	MGT_B224_TX0_W3_N

Continued on next page...

Module Variant		ME-XU5-2CG/2EG/3EG	ME-XU5-2CG/2EG/3EG ME-XU5-4CG/4EV/5EV	
Compatibility		XU1 (partially)	XU1	ZX5 and ZX1-30
Signal Name	Pin		MPSoC Pin Connectivity	
MGTPS_TX1_D23_MGT_ B224_TX1_U4_P	B-21	MGTPS_TX1_D23_P	MGTPS_TX1_D23_P	MGT_B224_TX1_U4_P
MGTPS_TX1_D24_MGT_ B224_TX1_U3_N	B-25	MGTPS_TX1_D24_N	MGTPS_TX1_D24_N	MGT_B224_TX1_U3_N
MGTPS_TX2_C25_MGT_ B224_TX2_R4_P	B-29	MGTPS_TX2_C25_P	MGTPS_TX2_C25_P	MGT_B224_TX2_R4_P
MGTPS_TX2_C26_MGT_ B224_TX2_R3_N	B-33	MGTPS_TX2_C26_N	MGTPS_TX2_C26_N	MGT_B224_TX2_R3_N
MGTPS_TX3_B23_MGT_ B224_TX3_N4_P	B-37	MGTPS_TX3_B23_P	MGTPS_TX3_B23_P	MGT_B224_TX3_N4_P
MGTPS_TX3_B24_MGT_ B224_TX3_N3_N	B-41	MGTPS_TX3_B24_N	MGTPS_TX3_B24_N	MGT_B224_TX3_N3_N
MGT_B224_TX0_W4_ B66_L2_E1_P	B-45	IO_B66_L2_E1_P	MGT_B224_TX0_W4_P	IO_B66_L2_E1_P
MGT_B224_TX0_W3_ B66_L2_D1_N	B-47	IO_B66_L2_D1_N	MGT_B224_TX0_W3_N	IO_B66_L2_D1_N
MGT_B224_TX1_U4_ B66_L3_F2_P	B-51	IO_B66_L3_AD15_F2_P	MGT_B224_TX1_U4_P	IO_B66_L3_AD15_F2_P
MGT_B224_TX1_U3_ B66_L3_E2_N	B-53	IO_B66_L3_AD15_E2_N	MGT_B224_TX1_U3_N	IO_B66_L3_AD15_E2_N
MGT_B224_TX2_R4_ <u>B66 L4 G3 P</u>	B-63	IO_B66_L4_AD7_G3_P	MGT_B224_TX2_R4_P	IO_B66_L4_AD7_G3_P
MGT_B224_TX2_R3_ B66_L4_F3_N	B-65	IO_B66_L4_AD7_F3_N	MGT_B224_TX2_R3_N	IO_B66_L4_AD7_F3_N
MGT_B224_TX3_N4_B66_ L5_E4_P	B-69	IO_B66_L5_AD14_E4_P	MGT_B224_TX3_N4_P	IO_B66_L5_AD14_E4_P
MGT_B224_TX3_N3_B66_ L5_E3_N	B-71	IO_B66_L5_AD14_E3_N	MGT_B224_TX3_N3_N	IO_B66_L5_AD14_E3_N
MGTPS_REF- CLK0_F23_MGT_ <u>B224_REFCLK0_Y6_P</u>	B-4	MGTPS_REFCLK0_F23_P	MGTPS_REFCLK0_F23_P	MGT_B224_REFCLK0_Y6_P
MGTPS_REF- CLK0_F24_MGT_ B224_REFCLK0_Y5_N	B-6	MGTPS_REFCLK0_F24_N	MGTPS_REFCLK0_F24_N	MGT_B224_REFCLK0_Y5_N
MGTPS_REF- CLK1_E21_MGT_ B224_RE- FCLK1_V6_P	B-10	MGTPS_REFCLK1_E21_P	MGT_B224_REFCLK1_V6_P	MGT_B224_REFCLK1_V6_P
MGTPS_REF- CLK1_E22_MGT_ B224_REFCLK1_V5_N	B-12	MGTPS_REFCLK1_E22_N	MGT_B224_REFCLK1_V5_N	MGT_B224_REFCLK1_V5_N
MGTPS_RX0_F27_MGT_ B224_RX0_Y2_P	B-16	MGTPS_RX0_F27_P	MGTPS_RX0_F27_P	MGT_B224_RX0_Y2_P
MGTPS_RX0_F28_MGT_ B224_RX0_Y1_N	B-20	MGTPS_RX0_F28_N	MGTPS_RX0_F28_N	MGT_B224_RX0_Y1_N
MGTPS_RX1_D27_MGT_ B224_RX1_V2_P	B-24	MGTPS_RX1_D27_P	MGTPS_RX1_D27_P	MGT_B224_RX1_V2_P
MGTPS_RX1_D28_MGT_ B224_RX1_V1_N	B-28	MGTPS_RX1_D28_N	MGTPS_RX1_D28_N	MGT_B224_RX1_V1_N
MGTPS_RX2_B27_MGT_ B224_RX2_T2_P	B-32	MGTPS_RX2_B27_P	MGTPS_RX2_B27_P	MGT_B224_RX2_T2_P
MGTPS_RX2_B28_MGT_ B224_RX2_T1_N	B-36	MGTPS_RX2_B28_N	MGTPS_RX2_B28_N	MGT_B224_RX2_T1_N
MGTPS_RX3_A25_MGT_ B224_RX3_P2_P	B-40	MGTPS_RX3_A25_P	MGTPS_RX3_A25_P	MGT_B224_RX3_P2_P

Continued on next page...

Module Variant		ME-XU5-2CG/2EG/3EG	ME-XU5-4CG/4EV/5EV	ME-XU5-4CG/4EV/5EV-G1	
Compatibility		XU1 (partially) XU1		ZX5 and ZX1-30	
Signal Name	Pin		MPSoC Pin Connectivity		
MGTPS_RX3_A26_MGT_ B224_RX3_P1_N	B-44	MGTPS_RX3_A26_N	MGTPS_RX3_A26_N	MGT_B224_RX3_P1_N	
MGT_B224_RX0_Y2_ B65_L11_K4_P	B-48	IO_B65_L11_GC_K4_P	MGT_B224_RX0_Y2_P	IO_B65_L11_GC_K4_P	
MGT_B224_RX0_Y1_ B65_L11_K3_N	B-50	IO_B65_L11_GC_K3_N	MGT_B224_RX0_Y1_N	IO_B65_L11_GC_K3_N	
MGT_B224_RX1_V2_ B65_L3_U8_P	B-54	IO_B65_L3_AD15_U8_P	MGT_B224_RX1_V2_P	IO_B65_L3_AD15_U8_P	
MGT_B224_RX1_V1_ B65_L3_V8_N	B-56	IO_B65_L3_AD15_V8_N	MGT_B224_RX1_V1_N	IO_B65_L3_AD15_V8_N	
MGT_B224_RX2_T2_ <u>B65_L4_R8_P</u>	B-60	IO_B65_L4_AD7_ALERT_R8_P	MGT_B224_RX2_T2_P	IO_B65_L4_AD7_ALERT_R8_P	
MGT_B224_RX2_T1_ B65_L4_T8_N	B-62	IO_B65_L4_AD7_T8_N	MGT_B224_RX2_T1_N	IO_B65_L4_AD7_T8_N	
MGT_B224_RX3_P2_ B65_L5_R7_P	B-66	IO_B65_L5_AD14_R7_P	MGT_B224_RX3_P2_P	IO_B65_L5_AD14_R7_P	
MGT_B224_RX3_P1_ B65_L5_T7_N	B-68	IO_B65_L5_AD14_T7_N	MGT_B224_RX3_P1_N	IO_B65_L5_AD14_T7_N	
IO_BF_L8_HDGC_AD4_ F15_MIO40_P	A-82	IO_BF_L8_HDGC_AD4_F15_P	PS_MIO40	IO_BF_L8_HDGC_AD4_F15_P	
IO_BF_L8_HDGC_AD4_ E15 MIO41 N	A-84	IO_BF_L8_HDGC_AD4_E15_N	PS_MIO41	IO_BF_L8_HDGC_AD4_E15_N	

Table 7: Assembly Options for MGT and MIO Signals and Migration Guidelines

2.9.3 Differential I/Os

When using differential pairs, a differential impedance of 100 Ω must be matched on the base board, and the two nets of a differential pair must have the same length.

The information regarding the length of the signal lines from the MPSoC device to the module connector is available in Mercury XU5 SoC Module IO Net Length Excel Sheet [3]. This enables the user to match the total length of the differential pairs on the base board if required by the application.

Warning!
Please note that the trace length of various signals may change between revisions of the Mercury XU. SoC module. Please use the information provided in the Mercury XU5 SoC Module IO Net Length Exce Sheet [3] to check which signals are affected. The differential signals will still be routed differentiall in subsequent product revisions.

The I/Os in the HD banks (E, F, N, O) can be used only as differential inputs when LVDS/LVPECL standards are used; LVDS/LVPECL outputs are not supported.

Internal differential termination is not supported for the HD pins; differential input pairs on the module connector may be terminated by external termination resistors on the base board (close to the module pins).

2.9.4 I/O Banks

Table 8 describes the main attributes of the Programmable Logic (PL) and Processing System (PS) I/O banks, and indicates which peripherals are connected to each I/O bank. All I/O pins within a particular I/O bank must use the same I/O (VCC_IO) and reference (VREF) voltages.

Bank	Connectivity	νςς_ιο	VREF
MGT Bank 224 (available only on ZU4/ZU5 devices)	Module connector ⁴	0.9 V	-
Bank 64	PL DDR4 SDRAM, clock oscilla- tor	1.2 V	0.6 V
Bank 65	Module connector ⁴ , LEDs	User selectable VCC_IO_B65	User selectable 0.5 × VCC_IO_B65
Bank 66	Module connector ⁴	User selectable VCC_IO_B66	User selectable 0.5 × VCC_IO_B66
Bank E	Gigabit Ethernet PHY 1, I2C,	User selectable	
25 (ZU2/ZU3) or 45 (ZU4/ZU5)	module connector	VCC_CFG_MIO	-
Bank F	Module connector ⁴	User selectable	
26 (ZU2/ZU3) or 46 (ZU4/ZU5)		VCC_IO_BN	-
Bank N	Module connector	User selectable	
24 (ZU2/ZU3) or 44 (ZU4/ZU5)		VCC_IO_BN	
Bank O	Module connector	User selectable	
44 (ZU2/ZU3) or 43 (ZU4/ZU5)		VCC_IO_BO	
PS Bank 503	FPGA PS Configuration	User selectable	_
		VCC_CFG_MIO	
PS DDR Bank 504	DDR4 SDRAM	1.2 V	-
PS Bank 500	PS Bank 500 I2C, LEDs		-
	Gigabit Ethernet PHY 0,	User selectable	
PS Bank 501	module connector	VCC_CFG_MIO	-
PS Bank 502	USB PHY 0, USB PHY 1	1.8 V	-
PS GTR Bank 505	Module connector ⁴ , GTR oscillators	VCC_PSINT	-

Table 8: I/O Banks

2.9.5 VCC_IO Usage

The VCC_IO voltages for the I/O banks located on the module connector are configurable by applying the required voltage to the VCC_IO_B[x], respectively VCC_CFG_[x] pins. All VCC_IO_B[x] or VCC_CFG_[x] pins of the same bank must be connected to the same voltage. Details on connectivity in I/O banks having generic names (for example O or N) are presented in Section 2.9.4.

For compatibility with other Enclustra Mercury modules, it is recommended to use a single I/O voltage per module connector.

Signal Name	MPSoC Pins	Supported	Connector	Connector
		Voltages	A Pins	B Pins
VCC_CFG_MIO	VCCO_PSIO1_501, VCCO_PSIO3_503, VCCO_BE ⁵	1.8 V - 3.3 V ±5%	74, 77	-
VCC_IO_BO	VCCO_BO ⁵	1.2 V - 3.3 V ±5% ⁶	41	-
VCC_IO_BN	VCCO_BN ⁵ , VCCO_BF ⁵	1.2 V - 3.3 V ±5% ⁶	38	-
VCC_IO_B65	VCCO_65	1.0 V - 1.8 V ±5%	-	64, 88, 140
VCC_IO_B66	VCCO_66	1.0 V - 1.8 V ±5%	-	67, 95, 143

Table 9: VCC_IO Pins

Warning!

Use only VCC_IO voltages compliant with the equipped MPSoC device; any other voltages may damage the equipped MPSoC device, as well as other devices on the Mercury XU5 SoC module.

Do not leave a VCC_IO pin floating, as this may damage the equipped MPSoC device, as well as other devices on the Mercury XU5 SoC module.

Warning!

Do not power the VCC_IO pins when PWR_GOOD and PWR_EN signals are not active. If the module is not powered, you need to make sure that the VCC_IO voltages are disabled (for example, by using a switch on the base board, which uses PWR_GOOD as enable signal). Figure 14 illustrates the VCC_IO power requirements.

⁴Not all I/Os are available on the module connector. Please check the assembly variants description in Section 2.9.2. ⁵For HD I/O banks generic supply names are used - refer to Section 2.9.4 for details on I/O banks connectivity and supplies. ⁶For voltages of 3.3 V for VCC_IO_BO and VCC_IO_BN the tolerance range is -5% to +3%.



Figure 14: Power-Up Sequence - VCC_IO in Relation with PWR_GOOD and PWR_EN Signals

2.9.6 Signal Terminations

Differential Inputs

Internal differential termination is not supported for the HD pins (banks 24, 25, 44 on ZU2/ZU3 devices, and banks 45, 44, 43 on ZU4/ZU5 devices). Differential input pairs on the module connector may be terminated by external termination resistors on the base board (close to the module pins).

Single-Ended Outputs

There are no series termination resistors on the Mercury XU5 SoC module for single-ended outputs. If required, series termination resistors may be equipped on the base board (close to the module pins).

2.9.7 Multiplexed I/O (MIO) Pins

Details on the MIO/EMIO terminology are available in the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

Some of the MIO pins on the Mercury XU5 SoC module are connected to on-board peripherals, while others are available as GPIOs; the suggested functions below are for reference only - always verify your MIO pinout with the Xilinx device handbook.

Table 10 gives an overview over the MIO pin connections on the Mercury XU5 SoC module. Only the pins marked with "user functionality" are available on the module connector.

MIO Group	Function	Connection	
0-5	QSPI flash	QSPI flash	
6	QSPI feedback clock	-	
10-11	I2C	On-board I2C bus and module connector via level shifter	
12	I2C interrupt	On-board I2C bus	
13-22	eMMC flash	eMMC flash	
24-25	LED0#, LED1#	On-board LEDs	
7-9, 23	Unused	-	
26-29, 31-37	Ethernet	Gigabit Ethernet PHY 0	
30	Ethernet/PCIe block PERST# signal	Gigabit Ethernet PHY 0/Module connecto via series resistor	
38	UART RX ⁷ /user functionality	Module connector	
39	UART TX ⁷ /user functionality		
40-41	User functionality	Module connector	
42	PCle block PERST# signal ⁸ /user functional- ity	Module connector	
43-44	User functionality	Module connector	
45-51	SD card/user functionality	Module connector	
52-63	USB	USB 2.0 PHY 0	
64-75	USB	USB 2.0 PHY 1	
76-77	Ethernet MDIO	Gigabit Ethernet PHY 0	

Table 10: MIO Pins Connections Overview

2.9.8 Analog Inputs

The Zynq Ultrascale+ MPSoC devices contain a system monitor in the PL and an additional system monitor block in the PS. These are used to sample analog inputs and to collect information on the internal voltages and temperatures.

The system monitor block in the PL provides a 10-bit ADC, which supports up to 17 external analog lines (1 dedicated differential input, 16 auxiliary differential inputs). The auxiliary analog lines of the MPSoC device are available on the module connector; these I/Os have the abbreviation "AD" followed by the ADC channel in the signal name. The ADC lines are always used differentially; for single-ended applications, the *_N line

⁷UART RX is an MPSoC input; UART TX is an MPSoC output.

⁸Used for PCIe PERST# connection implementation. Refer to Section 2.9.2 for details.

must be connected to GND. The dedicated channel is not available on the module connector.

The analog input signals can be connected to any normal I/O FPGA bank, provided that all analog pins belong to the same bank. Note that the HD I/O banks have a limited number of analog inputs and they must be connected directly to the SYSMONE4 primitive instead of to the Xilinx System Management Wizard IP core.

For detailed information on the ADC and system monitor, refer to the UltraScale Architecture System Monitor document [20], Zynq UltraScale+ MPSoC Technical Reference Manual [19] and System Management Wizard Product Guide [22].

Table 11 presents the ADC Parameters for the PL System Monitor. The PS System Monitor is only used for monitoring the on-chip power supply voltages and die temperature.

Parameter	Value (PL Sysmon)
VCC_ADC	1.8 V
VREF_ADC	Internal
ADC Range	0-1 V
Sampling Rate per ADC	0.2 MSPS
Total number of channels available on the module connector	16 (only auxiliary inputs)

Table 11: System Monitor (PL) Parameters

2.10 Multi-Gigabit Transceiver (MGT)

There are two types of multi-gigabit transceivers available on the Mercury XU5 SoC module: GTH transceivers (connected to the PL) and GTR transceivers (connected to the PS). The GTH transceivers are available only on modules equipped with ZU4/ZU5 MPSoC devices.

GTH Transceivers

On modules equipped with ZU4/ZU5 there are 4 GTH MGTs available on the Mercury XU5 SoC module - Table 12 describes the connections.

The naming convention for the GTH MGT I/Os is: MGT_B<BANK>_<FUNCTION>_<PACKAGE_PIN>_<POLARITY>.

For example, MGT_B224_TX2_R4_P is located on pin R4 of MGT I/O bank 224, it is a transmit pin and it has negative polarity.

Signal Name Signal Description		Pairs	I/O Bank
MGT_B224_RX<>	MGT receivers	4	
MGT_B224_TX<>	MGT transmitters	4	224
MGT_B224_REFCLK<>	MGT reference input clocks	2	
Total		10	

Table 12: MGT Pairs

The four GTH pairs and two reference input clock differential pairs are routed by default to module connector B on modules equipped with ZU4/ZU5 devices. Please refer to Section 2.9.2 for details on the assembly variants and MGT connectivity.

The GTH MGTs on the MPSoC device support data rates of 12.5 Gbit/sec.

The MPSoC devices equipped on the Mercury XU5 SoC module variants 4EV/5EV can support up to two integrated PCIe Gen3 $\times 4$ interfaces on the PL side, implemented using GTH transceivers. Simultaneous usage of these interfaces is limited to the available hardware resources (number of transceivers and lane mapping).

Warning!

It is recommended to use redrivers on the base board for PCIe Gen3 or other high-speed interfaces implementations, and to perform channel simulation.

GTR Transceivers

There are four GTR MGT pairs and two reference input clock differential pairs on the Mercury XU5 SoC module connected to I/O bank 505; these are routed by default to module connector B - refer to Section 2.9.2 for details on the assembly variants and MGT connectivity.

The naming convention for the GTR MGT I/Os is: MGTPS_<FUNCTION>_<PACKAGE_PIN>_<POLARITY>.

For example, MGTPS_RX2_B28_N is located on pin B28 of PS GTR bank (bank 505), it is a receive pin and it has negative polarity.

The standard Mercury XU5 SoC module variants that use regular MGT routing support the implementation of a PCIe Gen2 \times 4 interface.

Please note that when the PCIe hard block is used, it is not possible to use the Ethernet 0 interface. Ethernet PHY 0 is connected to ETH 0 controller from the PS I/O bank 501; one of the Ethernet TX data signals is shared with the PCIe reset signal (PERST#). Refer to Sections 2.9.2 and 2.9.7 for details on the PERST# connection.

The GTR pairs support data rates of 6 Gbit/sec and can be used for the implementation of several interfaces such as PCIe Gen2 ×4, USB 3.0, DisplayPort, SATA, or Ethernet SGMII. Please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [19] and to the Zynq UltraScale+ MPSoC Overview [23] for details.

A 100 MHz LVDS oscillator and a 27 MHz CMOS oscillator provide reference clock inputs to the PS GTR bank 505. Please refer to Section 2.12 for details.

Warning!

The maximum data rate on the MGT lines on the Mercury XU5 SoC module depends on the routing path for these signals. Adequate signal integrity over the full signal path must be ensured when using MGTs at high performance rates.

Warning!

No AC coupling capacitors are placed on the Mercury XU5 SoC module on the MGT lines - make sure capacitors are mounted, if required, on the base board (close to the module pins), to prevent MGT lines from being damaged.

2.11 Power

2.11.1 Power Generation Overview

The Mercury XU5 SoC module uses a 5 - 15 V DC power input for generating the on-board supply voltages (0.72/0.85/0.9 V, 0.85/0.9 V, 0.9 V, 1.2 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Some of these voltages (1.8 V, 2.5 V, 3.3 V) are accessible on the module connector.

Voltage	Voltage	Rated	Voltage	Shut down	Influences
Supply Name	Value	Current	Source	via PWR_EN	PWR_GOOD
VCC_INT	0.72/0.85 V/0.9 V (PL core supply)	9 A	VCC_MOD	Yes	Yes
VCC_PSINT	0.85 V/0.9 V (PS core supply)	6 A	VCC_MOD	Yes	Yes
VCC_0V9	0.9 V (MGT and VCU core supply)	3.2 A	VCC_MOD	Yes	Yes
VCC_1V2	1.2 V	6 A	VCC_MOD	Yes	Yes
VCC_BAT_FPGA	1.2 V	10 mA	VCC_BAT	No	No
VCC_1V8	1.8 V	2 A	VCC_MOD	Yes	Yes
VCC_2V5	2.5 V	0.5 A	VCC_3V3	Yes	No
VCC_3V3	3.3 V	9 A	VCC_MOD	No	Yes
VCC_5V0	5.0 V	0.15 A	VCC_MOD	Yes	No

Table 13 describes the power supplies generated on the module.

Table 13: Generated Power Supplies

In the standard configuration, the PL core supply is 0.85 V. For product configurations, in which a speedgrade -3E MPSoC device is equipped, an assembly option is available to switch the PL core operating voltage to 0.9 V. Similarly, in situations in which a speedgrade -2LE or -1LI device is used (custom configurations), an assembly option is available to switch the PL core operating voltage to 0.72 V.

In the standard configuration, the PS core supply is 0.85 V. For custom configurations, in which a speedgrade -3E MPSoC device is equipped, an assembly option is available to switch the PS core operating voltage to 0.9 V.

Operation at 0.9 V is not supported on modules revision 1 - please refer to the Mercury XU5 SoC Module Known Issues and Changes document [7] for details.

Please refer to the Enclustra Module Pin Connection Guidelines for general rules on the power pins [11].

2.11.2 Power Enable/Power Good

The Mercury XU5 SoC module provides a power enable input on the module connector. This input may be used to shut down the DC/DC converters and LDOs for 0.72/0.85/0.9 V, 0.85/0.9 V, 0.9 V, 1.2 V, 1.8 V and 2.5 V. The list of regulators that can be disabled via PWR_EN signal is provided in Section 2.11.1.

The PWR_EN input is pulled to VCC_3V3 on the Mercury XU5 SoC module with a 10 k Ω resistor. The PWR_GOOD signal is pulled to VCC_3V3 on the Mercury XU5 SoC module with a 10 k Ω resistor.

PWR_GOOD is an open collector signal and must not be used to drive a load directly. This signal is pulled to GND if the on-board regulators fail or if the module is disabled via PWR_EN. The list of regulators that influence the state of PWR_GOOD signal is provided in Section 2.11.1.

Pin Name	Module Connector Pin	Remarks
PWR EN A-10		Floating/3.3 V: Module power enabled
FWIN_LIN A-10		Driven low: Module power disabled
PWR_GOOD	A-12	0 V: Module supply not ok
		3.3 V: Module supply ok

Table 14: Module Power Status and Control Pins

Warning!

Do not apply any other voltages to the PWR_EN pin than 3.3 V or GND, as this may damage the Mercury XU5 SoC module. PWR_EN pin can be left unconnected.

Do not power the VCC_IO pins (for example by connecting VCC_3V3 to VCC_IO directly) if PWR_EN is used to disable the module. In this case, VCC_IO needs to be switched off in the manner indicated in Figure 14.

2.11.3 Voltage Supply Inputs

Table 15 describes the power supply inputs on the Mercury XU5 SoC module. The VCC voltages used as supplies for the I/O banks are described in Section 2.9.5.

Pin Name	Module Connector Pins	Voltage	Description
VCC_MOD	A-1, 2, 3, 4, 5, 6, 7, 8, 9, 11	5 - 15 V ±5%	Supply for the 0.72/0.85/0.9 V, 0.85/0.9 V, 0.9 V, 1.2 V, 1.8 V, 3.3 V and 5.0 V voltage regulators. The 2.5 V supply is generated from the 3.3 V supply. The input current is rated at 3 A (0.3 A per connector pin).
VCC_BAT	A-168	2.7 - 3.6 V	Battery voltage for MPSoC battery-backed RAM and battery-backed RTC

Table 15: Voltage Supply Inputs

2.11.4 Voltage Supply Outputs

Table 16 presents the supply voltages generated on the Mercury XU5 SoC module, that are available on the module connector.

Pin Name	Module Connector Pins	Voltage	Maximum	Comment	
			Current ⁹		
VCC 3V3	A-26, 29, 50, 86	3.3 V ±5%	4 A (and max	Always active	
VCC_5V5	B-55, 79, 115, 127, 152, 155	J.J V ⊥J/0	0.3 A per pin)		
VCC_2V5	A-53, 62, 65, 89	2.5 V ±5%	0.25 A	Controlled by PWR_EN	
VCC_1V8	B-52, 76, 108, 128	1.8 V ±5%	1 A	Controlled by PWR_EN	

Table 16: Voltage Supply Outputs

Warning!

Do not connect any power supply to the voltage supply outputs nor short circuit them to GND, as this may damage the Mercury XU5 SoC module.

2.11.5 **Power Consumption**

Please note that the power consumption of any MPSoC device strongly depends on the application (on the configured bitstream and I/O activity).

To estimate the power consumption of your design, please use the Xilinx Power Estimator available on the Xilinx website.

2.11.6 Heat Dissipation

High performance devices like the Xilinx Zynq Ultrascale+ MPSoC need cooling in most applications; always make sure the MPSoC is adequately cooled.

For Mercury modules an Enclustra heat sink kit is available for purchase along with the product. It represents an optimal solution to cool the Mercury XU5 SoC module - the heat sink body is low profile and usually covers the whole module surface. The kit comes with a gap pad for the MPSoC device, a fan and required mounting material to attach the heat sink to the module PCB and baseboard PCB. With additional user configured gap pads, it is possible to cool other components on board as well.

Alternatively, if the Enclustra heat sink does not match the application requirements, a third-party heat sink body (ATS) and an additional gap pad (t-Global) may be used. Please note that the Enclustra heat sink kit already contains all necessary items for cooling the module (heat sink body, gap pad, fan, mounting material).

Table 17 lists the heat sink and thermal pad part numbers that are compatible with the Mercury XU5 SoC module. Details on the Mercury heatsink kit can be found in the Mercury Heatsink Application Note [18].

⁹The maximum available output current depends on your design. See sections 2.11.1 and 2.11.5 for details.

Product Name	Package Name	Enclustra	ATS	t-Global
		Heat Sink	Heat Sink	Thermal Pad
Mercury XU5	SFVC784 [24]	ACC-HS3-Set	ATS-52230G-C1-R0	TG-A6200-25-25-1

Table 17: Heat Sink Type

Please note that the adhesive heat sink part is recommended only for prototyping purposes. In cases where the module is used in environments subject to vibrations, additional mechanical fixation is recommended.

Warning!	
Depending on the user application, the Mercury XU5 SoC module may cor be dissipated without additional cooling measures; always make sure the by installing a heat sink and/or providing air flow.	

2.11.7 Voltage Monitoring

Several pins on the module connector on the Mercury XU5 SoC module are marked as VMON. These are voltage monitoring outputs that are used in the production test for measuring some of the on-board voltages.

It is not allowed to draw power from the voltage monitoring outputs.

Table 18 presents the VMON pins on the Mercury XU5 SoC module.

Pin Name	Module Connector Pin	Connection	Description
VMON_INT	A-102	VCC_INT	PL core voltage
VMON_1V2_VBAT	B-8	VCC_1V2	1.2 V on-board voltage (default)/MPSoC battery voltage (assembly option)
VMON_PSINT	B-168	VCC_PSINT	PS core voltage
VMON_0V9	B-167	VCC_0V9	0.9 V on-board voltage

Table 18: Voltage Monitoring Outputs

Warning!

The voltage monitoring outputs are for Enclustra-use only. Pinout changes may be applied between revisions.

2.12 Clock Generation

A 33.33 MHz oscillator is used for the Mercury XU5 SoC module clock generation; the 33.33 MHz clock is fed to the PS. A 100 MHz LVDS oscillator is connected to FPGA bank 64 and can serve as a reference for the PLL used to generate the clocks required for the PL DDR interface. The signal is terminated with a 100 Ω parallel resistor close to the FPGA pins.
A 100 MHz LVDS oscillator and a 27 MHz CMOS oscillator provide reference clock inputs to the PS GTR bank 505. A 24 MHz clock and a 25 MHz clock are used for the USB PHYs and Ethernet PHYs respectively. The crystal pads for the MPSoC RTC are connected to a 32.768 kHz oscillator on the Mercury XU5 SoC module.

Signal Name	Frequency	Package Pin	MPSoC Pin Type
CLK33	33.33 MHz	R16	PS_REF_CLK
CLK100_PL_P	100 MHz	AD5	IO_L13P_T2L0Q_GC_64
CLK100_PL_N		AD4	IO_L13N_T2L1Q_GC_64
CLK27_GTR_P	27 MHz	A21	PS_MGTREFCLK3P_505
CLK27_GTR_N		A22	PS_MGTREFCLK3N_505
CLK100_GTR_P	100 MHz	C21	PS_MGTREFCLK2P_505
CLK100_GTR_N	100 1011 12	C22	PS_MGTREFCLK2N_505
PS_PADI	32.768 kHz	N17	PS_PADI (crystal pad input for MPSoC built-in RTC)
PS_PADO	52.700 KHZ	N18	PS_PADO (crystal pad output for MPSoC built-in RTC)

Table 19 describes the clock connections to the MPSoC device.

Table 19: Module Clock Resources

2.13 Reset

The power-on reset signal (POR) and the PS system reset signal (SRST) of the MPSoC device are available on the module connector.

Pulling PS_POR# low resets the MPSoC device, the Ethernet and the USB PHYs, and the QSPI and eMMC flash devices. Please refer to the Enclustra Module Pin Connection Guidelines [11] for general rules regarding the connection of reset pins.

Pulling PS_SRST# low resets the MPSoC device and enables the connection between QSPI flash and module connector, allowing the flash to be programmed from an external SPI master.

For details on the functions of the PS_POR_B and PS_SRST_B signals refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

Table 20 presents the available reset signals. Both signals, PS_POR# and PS_SRST#, have on-board 10 k Ω pull-up resistors to VCC_CFG_MIO. For on-board devices using 1.8 V signaling, a PS_POR# low voltage variant is generated (PS_POR#_LV).

Signal Name	Connector Pin	Package Pin	FPGA Pin Type	Description
PS_POR#	A-132	P16	PS_POR_B	Power-on reset
PS_SRST#	A-124	N19	PS_SRST_B	System reset

Table 20: Reset Resources

Please note that PS_POR# is automatically asserted if PWR_GOOD is low.

2.14 LEDs

There are four active-low user LEDs on the Mercury XU5 SoC module - one of them is connected to the PS, one connected to both PS and PL and two connected to the PL.

For the LED that can be driven from both PL and PS, it is recommended to drive the FPGA pin to a high impedance state before driving the PS pin and vice versa.

PS Signal	PS Signal	PL Signal	PL Signal	Remarks
Name	Location	Name	Location	
LED0#_PS	AB19 (MIO24)	-	-	User function/active-low
LED1#_PS	AB21 (MIO25)	LED1#_PL	H2	User function/active-low
-	-	LED2#_PL	Р9	User function/active-low
-	-	LED3#_PL	К5	User function/active-low

Table 21: User LEDs

In addition to the user LEDs, two status LEDs are equipped on the module, offering details on the configuration process for debugging purposes.

PS Signal Name	PS Signal Location	Remarks
PS_ERROR	P17 (PS_ERROR_OUT)	Refer to Zynq UltraScale+ MPSoC Technical Reference Manual [19]
PS_STATUS	M20 (PS_ERROR_STATUS)	Refer to Zynq UltraScale+ MPSoC Technical Reference Manual [19]

Table 22: Status LEDs

2.15 DDR4 SDRAM (PS)

There are two DDR4 SDRAM channels on the Mercury XU5 SoC module: one attached directly to the PS side (which is available only as a shared resource to the PL side) and one attached directly to the PL side.

The DDR4 SDRAM connected to the PS is mapped to I/O bank 504. The memory configuration on the Mercury XU5 SoC module supports ECC error detection and correction; the correction code type used is single bit error correction and double bit error detection (SEC-DED).

Five 16-bit memory chips are used to build an 72-bit wide memory (8 bits are unused): 64 bits for data and 8 bits for ECC.

Please note that on the smallest module variant (ME-XU5-2CG-1E-D10H) the DDR4 chip for ECC and half of the DDR4 chips for data are not equipped; in total 2 memory chips are used for the PS DDR4 SDRAM.

The maximum memory bandwidth on the Mercury XU5 SoC module regular variants (full bandwidth) is: 2400 Mbit/sec \times 64 bit = 19200 MB/sec and for the smallest variant (half bandwidth) is: 2400 Mbit/sec \times 32 bit = 9600 MB/sec

2.15.1 DDR4 SDRAM Type

Table 23 describes the memory availability and configuration on the Mercury XU5 SoC module.

Module	SDRAM Type	Density	Configuration	Manufacturer
ME-XU5-D10H/D11E (extended)	MT40A256M16GE-083E	4 Gbit	256 M × 16 bit	Micron
ME-XU5-D10H/D11E (extended)	H5AN4G6NAFR-UHC	4 Gbit	256 M × 16 bit	SK Hynix
ME-XU5-D10H/D11E (industrial)	MT40A256M16GE-083E-IT-B	4 Gbit	256 M × 16 bit	Micron
ME-XU5-D10H/D11E (industrial)	K4A4G165WE-BIRC	4 Gbit	256 M × 16 bit	Samsung
ME-XU5-D12E (industrial)	K4A8G165WB-BIRC	8 Gbit	512 M × 16 bit	Samsung
ME-XU5-D13E (extended)	MT40A1G16KNR-075:E	16 Gbit	1 G × 16 bit	Micron

Table 23: DDR4 SDRAM (PS) Types

Warning!

Other DDR4 memory devices may be equipped in future revisions of the Mercury XU5 SoC module. Please check the user manual regularly for updates. Any parts with different speed bins or temperature ranges that fulfill the requirements for the module variant may be used.

2.15.2 Signal Description

Please refer to the Mercury XU5 SoC Module FPGA Pinout Excel Sheet [4] for detailed information on the DDR4 SDRAM connections.

2.15.3 Termination

Warning!

No external termination is implemented for the data signals on the Mercury XU5 SoC module. Therefore, it is strongly recommended to enable the on-die termination (ODT) feature of the DDR4 SDRAM device.

2.15.4 Parameters

Please refer to the Mercury XU5 SoC module reference design [2] for DDR4 settings guidelines.

The DDR4 SDRAM parameters to be set in the Vivado project are presented in Table 24.

The values given in Table 24 are for reference only. Depending on the equipped memory device on the Mercury XU5 SoC module and on the DDR4 SDRAM frequency, the configuration may be different to the one in the reference design. Please refer to the memory device datasheet for details.

Parameter	Value
Memory type	DDR4
DRAM bus width	64 bit (32 bit for ME-XU5-2CG-1E-D10H variant)
ECC	Enabled (Disabled for ME-XU5-2CG-1E-D10H variant)
DRAM chip bus width	16 bits
DRAM chip capacity	4096-16384 Mbits
Bank group address count	1
Bank address count	2
Row address count	15-17
Column address count	10
Speed bin	DDR4 2400T
Operating frequency	1200 MHz
CAS latency	17
CAS write latency	12
Additive latency	0
RAS to CAS delay	17
Precharge time	17
tRC	46.16 ns
tRASmin	32 ns
tFAW	30 ns

Table 24: DDR4 SDRAM (PS) Parameters

2.16 DDR4 SDRAM (PL)

The DDR4 SDRAM connected to the PL is mapped to I/O bank 64. The DDR bus width is 16-bit.

The DDR4 SDRAM memory connected to the PL supports different bandwidths depending on the equipped MPSoC device:

• Speedgrade 1 devices: up to 2133 Mbit/s (1066 MHz)

• Speedgrade 2 and 3 devices: up to 2400 Mbit/s (1200 MHz)

Hence, the maximum memory bandwidth on the Mercury XU5 SoC module for the DDR4 SDRAM (PL) is:

- Speedgrade 1 devices: up to 2133 Mbit/s \times 16 bit = 4266 MB/sec
- Speedgrade 2 and 3 devices: up to 2400 Mbit/s \times 16 bit = 4800 MB/sec

Note that for MPSoC low power mode (at 0.72 V) the DDR speed is lower than mentioned above. For details, refer to the Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics [21].

2.16.1 DDR4 SDRAM Type

Table 23 describes the memory availability and configuration on the Mercury XU5 SoC module.

Module	SDRAM Type	Density	Configuration	Manufacturer
ME-XU5-D10H/D11E (extended)	MT40A256M16GE-083E	4 Gbit	256 M × 16 bit	Micron
ME-XU5-D10H/D11E (extended)	H5AN4G6NAFR-UHC	4 Gbit	256 M × 16 bit	SK Hynix
ME-XU5-D10H/D11E (industrial)	MT40A256M16GE-083E-IT-B	4 Gbit	256 M × 16 bit	Micron
ME-XU5-D10H/D11E (industrial)	K4A4G165WE-BIRC	4 Gbit	256 M × 16 bit	Samsung
ME-XU5-D12E (industrial)	K4A8G165WB-BIRC	8 Gbit	512 M × 16 bit	Samsung
ME-XU5-D13E (extended)	MT40A1G16KNR-075:E	16 Gbit	1 G × 16 bit	Micron

Table 25: DDR4 SDRAM (PL) Types

Warning!

Other DDR4 memory devices may be equipped in future revisions of the Mercury XU5 SoC module. Please check the user manual regularly for updates. Any parts with different speed bins or temperature ranges that fulfill the requirements for the module variant may be used.

2.16.2 Signal Description

Please refer to the Mercury XU5 SoC Module FPGA Pinout Excel Sheet [4] for detailed information on the DDR4 SDRAM connections.

2.16.3 Termination

Warning!

No external termination is implemented on the Mercury XU5 SoC module. Therefore, it is strongly recommended to enable the on-die termination (ODT) feature of the DDR4 SDRAM device.

2.16.4 Parameters

Please refer to the Mercury XU5 SoC module reference design [2] for DDR4 settings guidelines.

The DDR4 SDRAM parameters to be set in the Vivado project are presented in Table 24.

The values given in Table 26 are for reference only. Depending on the equipped memory device on the Mercury XU5 SoC module and on the DDR4 SDRAM frequency, the configuration may be different to the one in the reference design. Please refer to the memory device datasheet for details.

Parameter	Value
Memory Device Interface Speed (ps)	938
Reference Input Clock Speed (ps)	10000 (100 MHz) ¹⁰
Memory Part	MT40A256M16 / MT40A512M16 / MT40A1G16 ¹¹
Data Width	16
Data Mask and DBI	DM NO DBI
Cas Latency	16
Cas Write Latency	11

Table 26: DDR4 SDRAM (PL) Parameters

2.17 QSPI Flash

The QSPI flash can be used to boot the PS, and to store the FPGA bitstream, ARM application code and other user data.

2.17.1 QSPI Flash Type

Table 27 describes the memory availability and configuration on the Mercury XU5 SoC module.

As there is one QSPI flash chip equipped on the Mercury XU5 SoC module, type "single" must be selected when programming the flash from Vivado tools.

Flash Type	Size	Manufacturer
S25FL512S	512 Mbit	Cypress (Spansion)

Table 27: QSPI Flash Type

Warning!
Other flash memory devices may be equipped in future revisions of the Mercury XU5 SoC module. Please check the user manual regularly for updates. Any parts with different speeds and temperature ranges that fulfill the requirements for the module variant may be used.

¹⁰An exact period of 10000 ps may not be achievable. The clock speed closest to the desired frequency should be selected. ¹¹The memory devices equipped on the module may not be available in Vivado. In this case, a similar memory part with compatible timing requirements should be selected.

2.17.2 Signal Description

The QSPI flash is connected to the PS MIO pins 0-5. Some of these signals are available on the module connector, allowing the user to program the QSPI flash from an external source.

The reset of the QSPI flash is connected to the PS_POR#_LV power-on reset signal.

Please refer to Section 3 for details on programming the flash memory.

Warning!

Special care must be taken when connecting the QSPI flash signals on the base board. Long traces or high capacitance may disturb the data communication between the MPSoC and the flash device.

2.17.3 Configuration

The QSPI flash supports up to 50 MHz operation for standard read. For fast, dual and quad read speed values, please refer to the flash device datasheet.

Note that the "Feedback Clk" option on pin MIO6 must be enabled in the Zynq configuration for clock rates higher than 40 MHz.

Please refer to Zynq UltraScale+ MPSoC Technical Reference Manual [19] for details on booting from the QSPI flash.

2.17.4 **QSPI Flash Corruption Risk**

There have been cases in which it was observed that the content of the flash device got corrupted. According to Cypress, this issue is caused by power loss during the Write Register (WRR) command. The most common reason to use the WRR command is to turn the QUAD bit ON or OFF - this operation takes place usually at the beginning of the boot process. If required, the bootloader code can be adjusted to set the QUAD bit to a fixed value, without invoking this command during boot.

For additional information on this issue, please refer to the Cypress documentation and forum discussions [25], [26].

2.18 eMMC Flash

The eMMC flash can be used to boot the PS, and to store the FPGA bitstream, ARM application code and other user data.

2.18.1 eMMC Flash Type

Table 28 describes the memory availability and configuration on the Mercury XU5 SoC module.

Flash Type	Size	Manufacturer
H26M52208FPRI	16 GB	SK Hynix
EMMC16G-W525-X01U	16 GB	Kingston
EMMC16G-IB29-PZ90	16 GB	Kingston

Table 28: eMMC Flash Type

Warning!

Other flash memory devices may be equipped in future revisions of the Mercury XU5 SoC module. Please check the user manual regularly for updates. Any parts with different speeds and temperature ranges that fulfill the requirements for the module variant may be used.

2.18.2 Signal Description

The eMMC flash signals are connected to the MIO pins 13-22 for 8-bit data transfer mode. The command signal has a 4.7 k Ω pull-up resistor to 1.8 V and the data lines have 47 k Ω pull-up resistors to 1.8 V.

2.19 SD Card

An SD card can be connected to the PS MIO pins 45-51. The corresponding MIO pins are available on the module connector. Information on SD card boot mode is available in Section 3.8.

Please note that external pull-ups are needed for SD card operation. Depending on the selected voltage for VCC_CFG_MIO, a level shifter to 3.3 V may be required (some level shifters also have built-in pull-ups).

For booting from an Ultra High Speed (UHS) SD card, an SD 3.0 compliant level shifter is required on the base board and VCC_CFG_MIO must be set to 1.8 V. Please note that this boot mode has not been tested, but it may be supported in the future.

2.20 Gigabit Ethernet (PS)

Two 10/100/1000 Mbit Ethernet PHYs are available on the Mercury XU5 SoC module, one connected to the PS via RGMII interface, and one connected to PL via RGMII.

2.20.1 Ethernet PHY Type

Table 29 describes the equipped Ethernet PHY (PS) device type on the Mercury XU5 SoC module.

РНҮ Туре	Manufacturer	Туре
KSZ9031RNX	Microchip (Micrel)	10/100/1000 Mbit

Table 29: Gigabit Ethernet PHY (PS) Type

2.20.2 Signal Description

Ethernet PHY 0 is connected to ETH 0 controller from the PS I/O bank 501. One of the Ethernet TX data signals is shared with the PCIe reset signal (PERST#); if the application requires a hard PCIe block, the ETH 0 interface is not available. Refer to Section 2.9.2 for details on the PERST# connection.

Warning!

Gigabit Ethernet 0 interface is not available when the PCIe endpoint in the PS is used (because of the PERST# connection).

The interrupt output of the Ethernet PHY is connected to the I2C interrupt line, available on MIO12 pin.

2.20.3 External Connectivity

The Ethernet signal lines can be connected directly to the magnetics. Please refer to the Enclustra Module Pin Connection Guidelines [11] for details regarding the connection of Ethernet signals.

2.20.4 MDIO Address

The MDIO address assigned to PHY 0 is 3, and the PHY can be configured via MIO pins 76-77.

2.20.5 PHY Configuration

The configuration of the Ethernet PHY is bootstrapped when the PHYs are released from reset. Make sure all I/Os on the RGMII interface are initialized and all pull-up or pull-down resistors are disabled at that moment.

Pin	Signal Value	Description
MODE[3-0]	1110	RGMII mode: advertise all capabilities (10/100/1000, half/full duplex) except 1000Base-T half duplex.
PHYAD[2-0]	011	MDIO address 3
Clk125_EN	0	125 MHz clock output disabled
LED_MODE	1	Single LED mode
LED1/LED2	1	Active-low LEDs

The bootstrap options of the Ethernet PHYs are set as indicated in Table 30.

Table 30: Gigabit Ethernet PHY (PS) Configuration - Bootstraps

For the Ethernet PHY configuration via the MDIO interface, the MDC clock frequency must not exceed 2 MHz.

2.20.6 RGMII Delays Configuration

The Ethernet PHY (PS) is connected directly to the hard MAC controller present in the MPSoC device. In order to achieve the best sampling eye for the RX and TX data, it is recommended to adjust the pad skew delays as specified in Table 31. These values have been successfully tested on Enclustra side.

The delays can be adjusted by programming the RGMII pad skew registers of the Ethernet PHY; please refer to the PHY datasheet for details.

PHY Register Name	Register Value [binary]	Delay Value
RXD0-RXD3	0111	0 ps
RX_DV	0111	0 ps
RX_CLK	01111	0 ps
TXD0-TXD3	0111	0 ps
TX_EN	0111	0 ps
GTX_CLK	11110	900 ps

Table 31: Gigabit Ethernet PHY (PS) Configuration - RGMII Delays

2.21 Gigabit Ethernet (PL)

2.21.1 Ethernet PHY Type

Table 32 describes the equipped Ethernet PHY (PL) device type on the Mercury XU5 SoC module.

РНҮ Туре	Manufacturer	Туре
KSZ9031RNX	Microchip (Micrel)	10/100/1000 Mbit

Table 32: Gigabit Ethernet PHY (PL) Type

2.21.2 Signal Description

Ethernet PHY 1 is connected to FPGA bank E (25 for ZU2/ZU3 and 45 for ZU4/ZU5), for usage with a soft Ethernet MAC IP core providing RGMII interface for communication with the PHY.

Alternatively, the Ethernet MAC from the PS can be used and mapped to EMIO pins. An GMII to RGMII converter must be used to convert the bus to the appropriate interface standard. Please note that the Xilinx GMII to RGMII converter cannot be used on the Mercury XU5 SoC module because this IP core includes I/O delay macros that are not supported in HD I/O banks (where the Ethernet pins are mapped).

The reset pin of the Ethernet PHY has a pull-down resistor and needs to be driven high to release the PHY from reset. The reset pin is connected to FPGA pin B10 from bank E (25 for ZU2/ZU3 and 45 for ZU4/ZU5). The interrupt output of the Ethernet PHY is connected to FPGA pin C11 from the same bank.

2.21.3 External Connectivity

The Ethernet signal lines can be connected directly to the magnetics. Please refer to the Enclustra Module Pin Connection Guidelines [11] for details regarding the connection of Ethernet signals.

2.21.4 MDIO Address

The MDIO address assigned to PHY 1 is 3, and the PHY can be configured via FPGA pins A10 and B11 from bank E (25 for ZU2/ZU3 and 45 for ZU4/ZU5).

2.21.5 PHY Configuration

The configuration of the Ethernet PHY is bootstrapped when the PHYs are released from reset. Make sure all I/Os on the RGMII interface are initialized and all pull-up or pull-down resistors are disabled at that moment.

The bootstrap options of the Ethernet PHYs are set as indicated in Table 33.

Pin	Signal Value	Description
MODE[3-0]	1110	RGMII mode: advertise all capabilities (10/100/1000, half/full duplex) except 1000Base-T half duplex.
PHYAD[2-0]	011	MDIO address 3
Clk125_EN	0	125 MHz clock output disabled
LED_MODE	1	Single LED mode
LED1/LED2	1	Active-low LEDs

Table 33: Giaabit Ethernet i	PHY (PL) Configuration - Bootstraps

For the Ethernet PHY configuration via the MDIO interface, the MDC clock frequency must not exceed 2 MHz.

2.21.6 RGMII Delays Configuration

The Ethernet PHY (PL) is connected to the PL side of the MPSoC device, to be used in combination with a soft MAC controller. In order to achieve the best sampling eye for the RX and TX data, it is recommended to adjust the timing constraints of the FPGA pins and/or the pad skew delays of the Ethernet PHY. Please refer to the Ethernet PHY datasheet for details on how to program the RGMII pad skew registers.

In the Mercury XU5 SoC module reference design the RGMII delays are set through timing constraints.

2.22 USB 2.0

Two USB 2.0 PHYs are available on the Mercury XU5 SoC module, both connected to the PS to I/O bank 502. USB PHY 0 can be configured as host or device, while USB PHY 1 can be used only as host.

2.22.1 USB PHY Type

Table 34 describes the equipped USB PHYs device type on the Mercury XU5 SoC module.

РНҮ Туре	Manufacturer	Туре
USB3320C	Microchip	USB 2.0 PHY

Table 34: USB 2.0 PHY Type

2.22.2 Signal Description

The ULPI interface for the PHY 0 is connected to MIO pins 52-63, while the interface for the PHY 1 is connected to MIO pins 64-75, both connected for use with the integrated USB controller.

2.23 USB 3.0

Xilinx Zynq Ultrascale+ devices feature two built-in USB 3.0 controllers and PHYs, configurable as host or device. The PHY interface used by the USB 3.0 controller is PIPE3, supporting a 5 Gbit/sec data rate in host or device modes. The interface of each USB 3.0 controller uses one of the PS GTR lanes.

A 100 MHz differential clock is available on the module and connected to PS_MGTREFCLK2 pins, to be used as a reference clock for the USB 3.0 interface. It is also possible to provide another reference clock from the base board to the MGTPS_REFCLK* pins.

Details on the built-in USB 2.0/3.0 controller and on the usage of the PS GTR lanes are available in the Zynq UltraScale+ MPSoC Technical Reference Manual [19] and in the Zynq UltraScale+ MPSoC Overview [23].

Figure 15 shows an example of a USB 3.0 implementation using the built-in Xilinx USB 3.0 interface and the USB 2.0 signals from the PHY, all routed to a USB 3.0 connector on the base board.



Figure 15: USB 3.0 Implementation Example

Warning!

The USB 3.0 interface on the Mercury XU5 SoC module uses the GTR lines (MGTPS signals on module connector B), and not the USB_SSRX_P/N and USB_SSTX_P/N connections on module connector A.

2.24 Display Port

Xilinx Zynq Ultrascale+ devices feature two built-in DisplayPort controllers and PHYs, supporting up to two lanes at a 5.4 Gbit/sec line rate. Each lane is represented by one of the PS GTR lines, available on the module connector.

A 27 MHz differential clock is available on the module and connected to PS_MGTREFCLK3 pins, to be used as a reference clock for the DisplayPort interface. It is also possible to provide another reference clock from the base board to the MGTPS_REFCLK* pins.

Details on the built-in DisplayPort controller and on the usage of the PS GTR lanes is available in the Zynq UltraScale+ MPSoC Technical Reference Manual [19] and in the Zynq UltraScale+ MPSoC Overview [23].

2.25 Real-Time Clock (RTC)

Zynq Ultrascale+ devices include an internal real-time clock. The internal RTC can be accessed by the platform management unit (PMU) - more information on the PMU is available in the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

The RTC crystal pad input and crystal pad output are connected on the Mercury XU5 SoC module to a 32.768 kHz oscillator.

A 1.2 V LDO is used to generate the battery voltage for the built-in RTC (supplied to VCC_PSBATT pin), based on the VCC_BAT voltage mapped to the module connector. This pin can be connected directly to a 3 V battery on the base board. Please refer to the Enclustra Module Pin Connection Guidelines [11] for details.

2.26 Secure EEPROM

The secure EEPROM is used to store the module type and serial number, as well as the Ethernet MAC address and other information. It is connected to the I2C bus.

The secure EEPROM must not be used to store user data.

Please refer to Section 4.4 for details on the content of the EEPROM.

2.26.1 EEPROM Type

Table 35 describes the equipped EEPROM device type on the Mercury XU5 SoC module.

Туре	Manufacturer
ATSHA204A-MAHDA-T (default)	Atmel
DS28CN01 (assembly option)	Maxim

Table 35: EEPROM Type

An example demonstrating how to read data from the EEPROM is included in the Mercury XU5 SoC module reference design [2].

3 Device Configuration

3.1 Configuration Signals

The PS of the MPSoC needs to be configured before the FPGA logic can be used. Xilinx Zynq devices need special boot images to boot from QSPI flash, eMMC flash or SD card. For more information, please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

Table 36 describes the most important configuration pins and their location on the module connector. These signals allow the MPSoC to boot from QSPI flash, eMMC flash or SD card, and can be used to program the QSPI flash from an external master. Please refer to Section 3.11 for details.

Signal	MPSoC	Mod. Conn.		
Name	Pin Type	Pin	Description	Comments
FLASH_CLK	MIO0	A-118	SPI CLK	10 k Ω pull-up to
	WICO			VCC_CFG_MIO
FLASH_DO	MIO1	A-122	SPI MISO	10 k Ω pull-up to
				VCC_CFG_MIO
FLASH_DI	MIO4	A-114	SPI MOSI	10 k Ω pull-up to
				VCC_CFG_MIO
FLASH_CS#	MIO5	A-116	SPI CS#	10 k Ω pull-up to
				VCC_CFG_MIO
PS_DONE	PS_DONE	A-130	MPSoC device configuration done	$1 k\Omega$ pull-up to
		/ 130		VCC_CFG_MIO
PS_POR#	PS_POR_B	A-132	MPSoC power-on reset	10 k Ω pull-up to
				VCC_CFG_MIO
PS_SRST#	PS_SRST_B	A-124	MPSoC system reset	10 k Ω pull-up to
13_3131"	15_51(51_6			VCC_CFG_MIO
BOOT_MODE0	_	A-126	Boot mode selection	10 k Ω pull-up to
DOOT_MODEO		TT ILO	boot mode selection	VCC_CFG_MIO
BOOT_MODE1	_	A-112	Boot mode selection	10 k Ω pull-up to
				VCC_CFG_MIO

Table 36: MPSoC Configuration Pins

Warning!

All configuration signals except for BOOT_MODE must be high impedance as soon as the device is released from reset. Violating this rule may damage the equipped MPSoC device, as well as other devices on the Mercury XU5 SoC module.

3.2 Pull-Up During Configuration

The Pull-Up During Configuration signal (PUDC) is pulled to GND on the module; as PUDC is an active-low signal, all FPGA I/Os will have the internal pull-up resistors enabled during device configuration.

If the application requires the pull-up during configuration to be disabled, this can be achieved by removing R212 component and by mounting R211 - in this configuration the PUDC pin is connected to 1.8 V.

Figure 16 illustrates the configuration of the I/O signals during power-up. Figure 17 indicates the location of the pull-up/pull-down resistors on the module PCB - middle right part on the bottom view drawing.



Figure 16: Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL)



Figure 17: Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL) Resistors - Assembly Drawing Bottom View (middle right part)

For details on the PUDC signal please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

3.3 **Power-on Reset Delay Override**

The power-on reset delay override MPSoC signal (POR_OVERRIDE) is pulled to GND on the module, setting the PL power-on delay time to the default standard time.

If the application requires faster PL power-on delay time, this can be achieved by removing R203 component and by mounting R213.

Figure 16 illustrates the configuration of the POR_OVERRIDE signal. Figure 17 indicates the location of the pull-up/pull-down resistors on the module PCB - middle right part on the bottom view drawing.

For details on the POR_OVERRIDE signal please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

3.4 Boot Mode

The boot mode can be selected via two signals available on the module connector.

BOOT	BOOT	Mode	Description	Remarks
MODE1	MODE0	Straps [3:0]		
0	0	0110	Boot from eMMC flash	-
0	1	1110	Boot from SD card (with an ex- ternal SD 3.0 compliant level shifter; only available when VCC_CFG_MIO is 1.8 V)	Not supported (may be supported in the future)
1	0	0010	Boot from QSPI flash	-
1	1	0101	Boot from SD card (default mode)	-

Table 37 describes the available boot modes on the Mercury XU5 SoC module.

Table 37: Boot Modes

3.5 JTAG

The Zynq Ultrascale+ devices include two separate JTAG controllers: the Zynq Ultrascale+ TAP and the ARM DAP. The first one uses the PS dedicated JTAG pins and has access to both PS and PL and the second one uses the PS PJTAG pins and is used for loading programs, system test, and PS debug.

Details on JTAG and on system test and debug are available in the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

Certain Xilinx tool versions support QSPI flash programming via JTAG only when JTAG boot mode is used (unavailable on the Mercury XU5 SoC module). Alternatively, the QSPI flash can be programmed in u-boot or Linux by the SPI controller in the PS or from an SPI external master.

3.5.1 JTAG on Module Connector

The PL and the PS JTAG interfaces are connected into one single chain available on the module connector. The PS_JTAG pins are used by the Zynq Ultrascale+ TAP controller - the controller has full functionality only after the PS boot is complete. In order to enable the ARM DAP controller, special commands must be sent to the Zynq Ultrascale+ TAP.

The MPSoC device and the flash devices can be configured via JTAG from Xilinx SDK or Xilinx Vivado Hardware Manager - for this operation, the ARM DAP must be enabled.

Signal Name	Module Connector Pin	PS Dedicated Pin	Resistor	
JTAG_TCK A-123		PS_JTAG_TCK	10 k Ω pull-up to VCC_CFG_MIO	
JTAG_TMS	A-119	PS_JTAG_TMS	10 k Ω pull-up to VCC_CFG_MIO	
JTAG_TDI	A-117	PS_JTAG_TDI	10 k Ω pull-up to VCC_CFG_MIO	
JTAG_TDO	A-121	PS_JTAG_TDO	10 k Ω pull-up to VCC_CFG_MIO	

Table 38: JTAG Interface - PL and PS Access and Debug

3.5.2 External Connectivity

JTAG signals can be connected directly on the base board to a JTAG connector. No pull-up/pull-down resistors are necessary. The VREF pin of the programmer must be connected to VCC_CFG_MIO.

It is recommended to add 22 Ω series termination resistors between the module and the JTAG header, close to the source. Please refer to the Enclustra Module Pin Connection Guidelines for details on JTAG interface.

3.6 eMMC Boot Mode

In the eMMC boot mode, the PS boots from the eMMC flash located on the module. The flash device is connected to the PS MIO pins 13-22 for 8-bit data transfer mode.

3.7 **QSPI Boot Mode**

In the QSPI boot mode, the PS boots from the QSPI flash located on the module. The flash device is connected to the PS MIO pins 0-5.

3.8 SD Card Boot Mode

In the SD card boot mode the PS boots from the SD card located on the base board. There are two SD card boot modes available on the Mercury XU5 SoC module. Please note that the SD boot mode with level shifter is currently not supported.

The SD boot mode with level shifter is used with Ultra High Speed (UHS) SD cards. The controller will start the communication at 3.3 V and afterwards it will command the card to drop from 3.3 V operation to 1.8 V operation. For this mode, an external SD 3.0 compliant level shifter is required. This boot mode may be supported in the future by Enclustra modules and base boards.

BOOT_MODE1	BOOT_MODE0	Description	VCC_CFG_MIO
0	1	Boot from SD card (with an external SD 3.0 compliant level shifter; currently not supported)	1.8 V
1	1	Boot from SD card (default mode)	Refer to Section 2.9.5

Table 39: SD Card Boot Modes

For the SD card boot mode, the following requirements must be met:

- The SD card must be connected to MIO pins 45-51
- A Zyng boot image must be generated from an MPSoC design having the SDIO controller enabled
- The boot image must be named "boot.bin" and then copied to the SD card
- The SDIO controller must be fed with a reasonable clock frequency. Please refer to the reference design for guidelines on SDIO settings.

For details on SD card boot, please refer to the Zynq UltraScale+ MPSoC Technical Reference Manual [19].

3.9 eMMC Flash Programming

The eMMC flash can be formatted and/or programmed in u-boot or Linux, like a regular SD card. The boot image or independent partition files can be transmitted via Ethernet or copied from another storage device.

Certain Xilinx tool versions support eMMC flash programming via JTAG.

3.10 **QSPI Flash Programming via JTAG**

The Xilinx Vivado and SDK software offer QSPI flash programming support via JTAG.

Certain Xilinx tools versions support QSPI flash programming via JTAG only when JTAG boot mode is used (unavailable on the Mercury XU5 SoC module). For more information, please refer to the Xilinx documentation [19] and support. Alternatively, the QSPI flash can be programmed in u-boot or Linux by the SPI controller in the PS or from an SPI external master.

3.11 **QSPI Flash Programming from an External SPI Master**

The signals of the QSPI flash are directly connected to the module connector for flash access. As the flash signals are connected to the MPSoC device as well, the MPSoC device pins must be tri-stated while accessing the QSPI flash directly from an external device.

This is ensured by pulling the PS_SRST# signal to GND followed by a pulse on PS_POR#, which puts the MPSoC device into reset state and tri-states all I/O pins. PS_SRST# must be low when PS_POR# is released and kept low until the flash programming has finished. Afterwards, all SPI lines and PS_SRST# must be tri-stated and another reset impulse must be applied to PS_POR#.

Figure 18 shows the signal diagrams corresponding to flash programming from an external master.

In addition, a non-QSPI boot mode must be used during QSPI flash programming, otherwise the MPSoC device will attempt to boot from the flash and will disturb the clock.



Figure 18: QSPI Flash Programming from an External SPI Master - Signal Diagrams



3.12 Enclustra Module Configuration Tool

In combination with an Enclustra base board, the QSPI flash can be programmed using Enclustra Module Configuration Tool (MCT) [17]. For this method, a non-QSPI boot mode must be used during QSPI flash programming. The entire procedure is described in the reference design documentation.

Please note that the Xilinx Zynq devices do not support slave serial configuration, therefore only flash programming is supported by the Enclustra MCT for the Mercury XU5 SoC module.

4 I2C Communication

4.1 Overview

The I2C bus on the Mercury XU5 SoC module is connected to the MPSoC device and to the EEPROM, and is available on the module and debug connectors. This allows external devices to read the module type and to connect more devices to the I2C bus.

The I2C clock frequency should not exceed 400 kHz.

Warning!

Maximum I2C speed may be limited by the routing path and additional loads on the base board.

Warning!

If the I2C traces on the base board are very long, 100 Ω series resistors should be added between module and I2C device on the base board.

4.2 Signal Description

Table 40 describes the signals of the I2C interface - the pins are connected to both PS and PL. All signals have on-board pull-up resistors to VCC_3V3.

All signals must be connected to open collector outputs and must not be driven high from any source. I2C_INT# is an input to the MPSoC and must not be driven from the MPSoC device.

Level shifters are used between the I2C bus and the PS/PL pins, to allow I/O voltages lower than 3.3 V. Please make sure that all pins are configured correctly and no pull-down resistors are enabled.

Signal Name	PS Pin	PL Package Pin	Connector Pin	Resistor
I2C_SDA	MIO11	C12	A-113	2.2 k Ω pull-up
I2C_SCL	MIO10	D12	A-111	2.2 k Ω pull-up
I2C_INT#	MIO12	-	A-115	4.7 kΩ pull-up

Table 40: I2C Signal Description

4.3 I2C Address Map

Table 41 describes the addresses for several devices connected on I2C bus.

Address (7-bit)	Description
0x64	Secure EEPROM
0x5C	Secure EEPROM (assembly option, refer to Section 2.26)

Table 41: I2C Addresses

4.4 Secure EEPROM

The secure EEPROM is used to store the module serial number and configuration. In the future, the EEPROM will be used for copy protection and licensing features. Please contact us for further information.

An example demonstrating how to read the module information from the EEPROM memory is included in the Mercury XU5 SoC module reference design.

Warning!

The secure EEPROM is for Enclustra use only. Any attempt to write data to the secure EEPROM causes the warranty to be rendered void.

4.4.1 Memory Map

Address	Length (bits)	Description
0x00	32	Module serial number
0x04	32	Module product information
0x08	40	Module configuration
0x0D	24	Reserved
0x10	48	Ethernet MAC address
0x16	48	Reserved
0x1C	32	Checksum (only for DS28CN01 EEPROM type)

Table 42: EEPROM Sector 0 Memory Map

Module Serial Number

The module serial number is a unique 32-bit number that identifies the module. It is stored using big-endian byte order (MSB on the lowest address).

Module Product Information

This field indicates the type of module and hardware revision.

Module	Product Family	Reserved	Revision	Product Information
Mercury XU5 SoC module	0x0333	0x[XX]	0x[YY]	0x0333 [XX][YY]

Table 43: Product Information

Module Configuration

Addr.	Bits	Comment	Min. Value	Max. Value	Comment
0x08	7-4	MPSoC type	0	5	See MPSoC type table (Table 45)
0,000	3-0	MPSoC device speed grade	1	3	
	7-6	Temperature range	0	2	See temperature range table (Table 46)
	5	Power grade	0 (Normal)	1 (Low power)	
0x09	4-3	Gigabit Ethernet port count	0	2	
	2	RTC equipped	0	1	
	1	Alternative MGT routing ¹²	0	1	
	0	DDR4 PS ECC enabled ¹³	0 (Yes)	1 (No)	
	7-3	Reserved	-	-	
0x0A	2	DDR4 PS bandwidth ¹⁴	0 (Full)	1 (Half)	
	1-0	USB 2.0 port count	0	2	
0x0B	7-4	DDR4 RAM (PS) size (GB)	0 (0 GB)	4 (8 GB)	Resolution = 1 GB
UXUD	3-0	DDR4 RAM (PL) size (MB)	0 (0 MB)	9 (2048 MB)	Resolution = 8 MB
0x0C	7-4	eMMC flash size (GB)	0 (0 GB)	5 (16 GB)	Resolution = 1 GB
UXUC	3-0	QSPI flash memory size (MB)	0 (0 MB)	7 (64 MB)	Resolution = 1 MB

Table 44: Module Configuration

The memory sizes are defined as Resolution×2^(Value-1) (e.g. DRAM=0: not equipped, DRAM=1: 1GB, DRAM=2: 2 GB, DRAM=3: 4 GB, etc).

Table 45 shows the available MPSoC types.

¹²This property indicates that the module uses the alternative "G1" MGT routing, as described in Section 2.9.2. For the "G1" assembly variant, a value of 1 is programmed to the EEPROM. For the other module variants, a value of 0 is programmed to the EEPROM. ¹³Property introduced to support the module variants without DDR4 ECC. The new EEPROM map definition is backwards compatible.

¹⁴Property introduced to support the module variants without DDR4 ECC. The new EEPROM map definition is backwards compatible. ¹⁴Property introduced to support the module variants equipped with half of the maximum number of DDR4 chips on the PS side. The new EEPROM map definition is backwards compatible.

Value	MPSoC Device Type
0	XCZU2EG
1	XCZU3EG
2	XCZU4EV
3	XCZU5EV
4	XCZU2CG
5	XCZU4CG

Table 45: MPSoC Device Types

Table 46 shows the available temperature ranges.

Value	Module Temperature Range
0	Commercial
1	Extended
2	Industrial

Table 46: Module Temperature Range

Ethernet MAC Address

The Ethernet MAC address is stored using big-endian byte order (MSB on the lowest address). Each module is assigned two sequential MAC addresses; only the lower one is stored in the EEPROM.

5 Operating Conditions

5.1 Absolute Maximum Ratings

Table 47 indicates the absolute maximum ratings for Mercury XU5 SoC module. The values given are for reference only; for details please refer to the Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics Datasheet [21].

Symbol	Description	Rating	Unit
VCC_MOD	Supply voltage relative to GND	-0.5 to 16	V
VCC_BAT	Supply voltage for MPSoC battery-backed RAM and battery-backed RTC	0 to 3.6	V
VCC_IO_BN	Output drivers supply voltage relative to GND	-0.5 to 3.4	V
VCC_IO_BO	Output unvers supply voltage relative to GND	0.5 10 5.4	v
VCC_CFG_MIO	Output drivers supply voltage relative to GND	-0.5 to 3.63	V
VCC_IO_B65	Output drivers supply voltage relative to GND	-0.5 to 2.0	V
VCC_IO_B66	Output unvers supply voltage relative to GND	0.5 10 2.0	V
V_IO	I/O input voltage relative to GND	-0.5 to V _{CCO} +0.5	V
Temperature	Temperature range for extended temperature modules (E)*	0 to +85	°C
	Temperature range for industrial modules (I) *	-40 to +85	°C

Table 47: Absolute Maximum Ratings

5.2 Recommended Operating Conditions

Table 48 indicates the recommended operating conditions for Mercury XU5 SoC module. The values given are for reference only; for details please refer to the Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics Datasheet [21].

Symbol	Description	Rating	Unit
VCC_MOD	Supply voltage relative to GND	4.75 to 15.75	V
VCC_BAT	Supply voltage for MPSoC battery-backed RAM and battery- backed RTC	2.7 to 3.6	V
VCC_IO_[x]	Output drivers supply voltage relative to GND	Refer to	V
VCC_CFG_[x]	Supple anvers supply voltage relative to GND	Section 2.9.5	×
V_IO	I/O input voltage relative to GND	-0.2 to V _{CCO} +0.2	V
Tomporaturo	Temperature range for extended temperature modules (E)*	0 to +85	°C
Temperature	Temperature range for industrial modules (I)*	-40 to +85	°C

Table 48: Recommended Operating Conditions

Warning!

* The components used on the hardware are specified for the relevant temperature range. The user must provide adequate cooling in order to keep the temperature of the components within the specified range.

6 Ordering and Support

6.1 Ordering

Please use the Enclustra online request/order form for ordering or requesting information: http://www.enclustra.com/en/order/

6.2 Support

Please follow the instructions on the Enclustra online support site: http://www.enclustra.com/en/support/

List of Figures

1	Hardware Block Diagram	11
2	Hardware Block Diagram - G1 Variants	11
3	Product Code Fields	14
4	Module Label	14
5	Module Top View	16
6	Module Bottom View	16
7	Module Top Assembly Drawing	17
8	Module Bottom Assembly Drawing	17
9	Module Footprint - Top View	18
10	Pin Numbering for the Module Connector	19
11	Assembly Options for MGT TX/RX Signals	23
12		24
13		24
14		29
15	USB 3.0 Implementation Example	48
16	Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL)	51
17	Pull-Up During Configuration (PUDC) and Power-on Reset Delay Override (PORSEL) Resistors	
	- Assembly Drawing Bottom View (middle right part)	51
18	QSPI Flash Programming from an External SPI Master - Signal Diagrams	55

List of Tables

1	Standard Module Configurations	
2	Article Numbers and Article Codes	
3	Mechanical Data	
4	Module Connector Types	
5	User I/Os	
6	I/O Pin Exceptions - PERST#	
7	Assembly Options for MGT and MIO Signals and Migration Guidelines	6
8	I/O Banks	7
9	VCC_IO Pins	8
10	MIO Pins Connections Overview	0
11	System Monitor (PL) Parameters	1
12	MGT Pairs	
13	Generated Power Supplies	
14	Module Power Status and Control Pins	
15	Voltage Supply Inputs	4
16	Voltage Supply Outputs	
17	Heat Sink Type	6
18	Voltage Monitoring Outputs	6
19	Module Clock Resources	
20	Reset Resources	7
21	User LEDs	8
22	Status LEDs	
23	DDR4 SDRAM (PS) Types	
24	DDR4 SDRAM (PS) Parameters	
25	DDR4 SDRAM (PL) Types	.1
26	DDR4 SDRAM (PL) Parameters	2
27	QSPI Flash Type	2
28	eMMC Flash Type	3
29	Gigabit Ethernet PHY (PS) Type	4
30	Gigabit Ethernet PHY (PS) Configuration - Bootstraps	5
31	Gigabit Ethernet PHY (PS) Configuration - RGMII Delays	5
32	Gigabit Ethernet PHY (PL) Type	6

33	Gigabit Ethernet PHY (PL) Configuration - Bootstraps	47
34	USB 2.0 PHY Type	47
35	EEPROM Type	49
36	MPSoC Configuration Pins	50
37	Boot Modes	52
38	JTAG Interface - PL and PS Access and Debug	53
39	SD Card Boot Modes	
40	I2C Signal Description	56
41	I2C Addresses	57
42	EEPROM Sector 0 Memory Map	57
43	Product Information	
44	Module Configuration	
45	MPSoC Device Types	
46	Module Temperature Range	59
47	Absolute Maximum Ratings	60
48	Recommended Operating Conditions	61

References

- [1] Enclustra General Business Conditions
- http://www.enclustra.com/en/products/gbc/
- [2] Mercury XU5 SoC Module Reference Design
- https://github.com/enclustra
- [3] Mercury XU5 SoC Module IO Net Length Excel Sheet
- ightarrow Ask Enclustra for details
- [4] Mercury XU5 SoC Module FPGA Pinout Excel Sheet
- ightarrow Ask Enclustra for details
- [5] Mercury XU5 SoC Module FPGA Pinout Assembly Variants Excel Sheet
- \rightarrow Ask Enclustra for details
- [6] Mercury XU5 SoC Module User Schematics
- ightarrow Ask Enclustra for details
- [7] Mercury XU5 SoC Module Known Issues and Changes
- ightarrow Ask Enclustra for details
- [8] Mercury XU5 SoC Module Footprint
- ightarrow Ask Enclustra for details
- [9] Mercury XU5 SoC Module 3D Model (PDF) \rightarrow Ask Enclustra for details
- [10] Mercury XU5 SoC Module STEP 3D Model
- \rightarrow Ask Enclustra for details
- [11] Mercury Mars Module Pin Connection Guidelines
- ightarrow Ask Enclustra for details
- [12] Enclustra Mercury Master Pinout \rightarrow Ask Enclustra for details
- [13] Hirose FX10 Series Product Website
- http://www.hirose-connectors.com/
- [14] Mercury+ PE1 User Manual \rightarrow Ask Enclustra for details
- [15] Enclustra Build Environment \rightarrow Ask Enclustra for details
- [16] Enclustra Build Environment How-To Guide
- \rightarrow Ask Enclustra for details [17] Enclustra Module Configuration Tool
- http://www.enclustra.com/en/products/tools/module-configuration-tool/
- [18] Mercury Heatsink Application Note \rightarrow Ask Enclustra for details
- [19] Zynq UltraScale+ MPSoC Technical Reference Manual, UG1085, Xilinx, 2016
- [20] UltraScale Architecture System Monitor, UG580, Xilinx, 2015
- [21] Zynq UltraScale+ MPSoC, DC and AC Switching Characteristics, DS925, Xilinx, 2015
- [22] System Management Wizard v1.1 Product Guide, PG185, Xilinx, 2014
- [23] Zynq UltraScale+ MPSoC Overview, DS891, Xilinx, 2015
- [24] Zyng UltraScale+ Device, Packaging and Pinouts, Product Specification, UG1075, v1.6, Xilinx
- [25] Power Loss During the Write Register (WRR) Operation in Serial NOR Flash Devices KBA221246, Cypress, 2017
- https://community.cypress.com/docs/DOC-13833
- [26] Forum Discussion "S25FL512S Recovery after Block Protection", Cypress, 2017 https://community.cypress.com/thread/31856