











TPS43060, TPS43061

SLVSBP4D - DECEMBER 2012-REVISED SEPTEMBER 2014

TPS4306x Low Quiescent Current Synchronous Boost DC-DC Controller With Wide V_{IN} Range

Features

- 58-V Maximum Output Voltage
- 4.5 to 38 V (40 V Absolute Max) V_{IN} Range
- TPS43060: 7.5-V Gate Drive Optimized for Standard Threshold MOSFETs
- TPS43061: 5.5-V Gate Drive Optimized for Low Q_q NexFET™ Power MOSFETs
- Current-Mode Control With Internal Slope Compensation
- Adjustable Frequency from 50 kHz to 1 MHz
- Synchronization Capability to External Clock
- Adjustable Soft-Start Time
- Inductor DCR or Resistor Current Sensing
- Output Voltage Power-Good Indicator
- ±0.8% Feedback Reference Voltage
- 5-µA Shutdown Supply Current
- 600-µA Operating Quiescent Current
- Integrated Bootstrap Diode (TPS43061)
- Cycle-by-Cycle Current Limit and Thermal
- Adjustable Undervoltage Lockout (UVLO) and Output Overvoltage Protection
- Small 16-Pin WQFN (3 mm x 3 mm) Package With PowerPAD™
- -40°C to 150°C Operating T₁ Range

2 Applications

- Thunderbolt Port for PCs
- **Automotive Power Systems**
- Synchronous Flyback
- GaN RF Power Amplifiers
- **Tablet Computer Accessories**
- **Battery-Powered Systems**
- 5-V, 12-V, and 24-V DC Bus Power Systems

3 Description

The TPS43060 and TPS43061 are low I_Q currentmode synchronous boost controllers with wide-input voltage range from 4.5 to 38 V (40 V absolute max) and boosted output range up to 58 V. Synchronous rectification enables high-efficiency for high-current applications, and lossless inductor DCR sensing further improves efficiency. The resulting low-power losses combined with a 3-mm x 3-mm WQFN-16 package with PowerPAD™ supports high powerdensity and high-reliability boost converter solutions over extended (-40°C to 150°C) temperature range.


The TPS43060 includes a 7.5-V gate drive supply, which is suitable to drive a broad range of MOSFETs. The TPS43061 has a 5.5-V gate drive supply and driver strength optimized for low Q_g NexFET power MOSFETs. Also, TPS43061 provides an integrated bootstrap diode for the high-side gate driver to reduce the external parts count.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS43060	DTF (40)	2 00 mm 2 00 mm
TPS43061	RTE (16)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic








Table of Contents

1	Features 1		8.4 Device Functional Modes	18
2	Applications 1	9	Application and Implementation	20
3	Description 1		9.1 Application Information	20
4	Simplified Schematic		9.2 Typical Applications	
5	Revision History2	10	Power Supply Recommendations	
6	Pin Configuration and Functions	11	Layout	33
7	Specifications4		11.1 Layout Guidelines	
•	7.1 Absolute Maximum Ratings		11.2 Layout Example	
	7.2 Handling Ratings		11.3 Thermal Considerations	34
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	35
	7.4 Thermal Characteristics		12.1 Device Support	35
	7.5 Electrical Characteristics		12.2 Related Links	35
	7.6 Typical Characteristics		12.3 Trademarks	35
8	Detailed Description		12.4 Electrostatic Discharge Caution	35
٠	8.1 Overview		12.5 Glossary	35
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	25
	8.3 Feature Description		Information	30

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision C (September 2013) to Revision D	Fage
•	Added Handling Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
CI	hanges from Revision B (August 2013) to Revision C	Page
•	Changed Equation 3	14
•	Deleted sections Layout Considerations and Thermal Considerations	18
•	Changed Equation 13 from Dmin to (1-Dmax), 60% to (1-60%) and 2.4 MHz to 1.6 MHz	22
•	Changed 2 MHz to 1.6 MHz in para below Equation 13	22
•	Changed in Equation 28 – DS(on)LS to DS(on)HS	25
•	Changed in Equation 29 – from (60 ns + 65 ns) to (65 ns _65 ns)	25
•	Changed in paragraph above Equation 37 - 1.93 kHz to 0.97 kHz	27
•	Changed in Equation 38 – from 1.93 kHz to 0.97 kHz	27
•	Changed in paragraph above Equation 43 – 7.44 k Ω to 7.45 k Ω	27
•	Changed in Equation 43 – 21 μ F to 22 μ F, 20 m Ω to 10 m Ω , 19.3 kHz to 14.5 kHz, = 7.44 to = 7.45, and deleted 3/40 factor from denominator	27
CI	hanges from Revision A (December 2012) to Revision B	Page
•	Aligned package description throughout datasheet	1
•	Removed ordering information table.	3
_		

Submit Documentation Feedback


Changes from Original (December 2012) to Revision A

Copyright © 2012–2014, Texas Instruments Incorporated

Page



6 Pin Configuration and Functions



Pin Functions

PII	N	DECODIDETION
NAME	NO.	DESCRIPTION
RT/CLK	1	Resistor timing and external clock. An external resistor from this pin to the AGND pin programs the switching frequency between 50 kHz and 1 MHz. Driving the pin with an external clock between 300 kHz to 1 MHz synchronizes the switching frequency to the external clock.
SS	2	Soft-start programming pin. A capacitor between the SS pin and AGND pin sets soft-start time.
COMP	3	Output of the internal transconductance error amplifier. The feedback loop compensation network is connected from this pin to AGND.
FB	4	Error amplifier input and feedback pin for voltage regulation. Connect this pin to the center tap of a resistor divider to set the output voltage.
ISNS-	5	Inductor current sense comparator inverting input pin. This pin is normally connected to the inductor side of the current sense resistor.
ISNS+	6	Inductor current sense comparator non-inverting input pin. This pin is normally connected to the VIN side of the current sense resistor.
VIN	7	The input supply pin to the IC. Connect VIN to a supply voltage between 4.5 and 38 V. It is acceptable for the voltage on the VIN pin to be different from the boost power stage input, ISNS+, and ISNS- pins.
LDRV	8	Low-side gate driver output. Connect this pin to the gate of the low-side N-channel MOSFET. When VIN bias is removed, an internal 200-kΩ resistor pulls LDRV to PGND.
PGND	9	Power ground of the IC. Connect this pin to the source of the low-side MOSFET. PGND should be connected to AGND via a single point on the PCB.
VCC	10	Output of an internal LDO and power supply for internal control circuits and gate drivers. VCC is typically 7.5 V for the TPS43060 and 5.5 V for the TPS43061. Connect a low-ESR ceramic capacitor from this pin to PGND. TI recommends a capacitance range from 0.47 to 10 μ F.
воот	11	Bootstrap capacitor node for high-side MOSFET gate driver. Connect the bootstrap capacitor from this pin to the SW pin. For the TPS43060, also connect a bootstrap diode from VCC to BOOT.
SW	12	Switching node of the boost converter. Connect this pin to the junction of the drain of the low-side MOSFET, the source of high-side synchronous MOSFET, and the inductor.
HDRV	13	High-side gate driver output. Connect this pin to the gate of the high-side synchronous rectifier MOSFET. When VIN bias is removed, this pin is connected to SW through an internal $200\text{-k}\Omega$ resistor.
PGOOD	14	Power good indicator. This pin is an open-drain output. TI recommends a 10-k Ω pullup resistor between PGOOD and VCC or an external logic supply pin.
EN	15	Enable pin with internal pullup current source. Floating this pin will enable the IC. Pull below 1.2 V to enter low current standby mode. Pull below 0.4 V to enter shutdown mode. The EN pin can be used to implement adjustable UVLO using two resistors.
AGND	16	Analog signal ground of the IC. AGND should be connected to PGND at a single point on the PCB.



Pin Functions (continued)

PIN NAME NO.		DESCRIPTION			
		DESCRIPTION			
PowerPAD	17	The PowerPAD should be connected to AGND. If possible, use thermal vias to connect to an internal ground plane for improved power dissipation.			

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
	Input: VIN, EN, ISNS+, ISNS-	-0.3	40	V
	DC voltage: SW	-0.6	60	V
	Transient voltage (10 ns max): SW	-2	60	V
Voltage	FB, RT/CLK, COMP, SS	-0.3	3.6	V
	BOOT, HDRV voltage with respect to ground		65	V
	BOOT, HDRV voltage with respect to SW pin		8	V
	VCC, PGOOD, LDRV	-0.3	8	V
Operating ju	unction temperature	-40	150	°C

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temp	perature range	-65	150	°C
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2000	2000	\/
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-500	500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage range	4.5	38	V
V_{OUT}	Output voltage range	V_{IN}	58	V
V_{EN}	EN voltage range	0	38	V
V _{CLK}	External switching frequency logic input range	0	3.6	V
T_{J}	Operating junction temperature	-40	150	°C

7.4 Thermal Characteristics

over operating free-air temperature range (unless otherwise noted)

	THERMAL METRIC (1)	WQFN (16-PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.7	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	18	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	C/VV
ΨЈВ	Junction-to-board characterization parameter	17.9	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	22.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 V_{IN} = 4.5 to 38 V, T_J = -40°C to 150°C, unless otherwise noted. Typical values are at T_A = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	AND ENABLE						
V_{IN}	Input voltage range			4.5		38	V
V_{UV}	Input undervoltage threshold		V _{IN} falling	3.7	3.9	4	V
			V _{IN} rising	3.9	4.1	4.3	V
V_{hys}	Undervoltage lockout hysteres	is			200		mV
lQ	Operating quiescent current in	to V _{IN}	Device non-switching, $R_T = 115 \text{ k}\Omega$, $V_{FB} = 2 \text{ V}$		600	800	μΑ
I_{SD}	Shutdown current		$V_{EN} = 0.4 V$		1.5	5	μΑ
	EN pin voltage threshold to sta	andby	V _{EN} ramping down	0.4	0.7	0.9	V
V_{EN}	EN pin voltage threshold to er	able the device	V _{EN} ramping up	1.12	1.21	1.29	V
	EN pin voltage threshold to dis	sable the device	V _{EN} ramping down	1	1.14	1.28	V
	EN pin pullup current		V _{EN} = 1 V		1.8		μΑ
EN	EN pin hysteresis current		V _{EN} = 1.3 V		3.2	4.6	μΑ
EN	EN to start switching time		$C_{VCC} = 0.47 \mu F$		125		μs
		TPS43060	V_{IN} = 12 to 38 V, I_{VCC} = 0 μ A		7.5		V
V	V voltage	17 343000	$V_{IN} = 4.5 \text{ V},$ $I_{VCC} = 0 \mu\text{A}$		4.5		V
V _{CC}	V _{CC} voltage	TDC42064	V_{IN} = 12 to 38 V, I_{VCC} = 0 μ A		5.5		V
		TPS43061	$V_{IN} = 4.5 \text{ V},$ $I_{VCC} = 0 \mu\text{A}$		4.5		V
vcc	V _{CC} pin maximum output curre	ent		50			mA
/OLTAG	SE REFERENCE AND ERROR	AMPLIFIER		1			
,	Facility and a substitution of the same		T _J = 25°C	1.21	1.22	1.23	V
V_{REF}	Feedback voltage reference		$T_J = -40$ °C to 150°C	1.195	1.22	1.244	
FB	Error amplifier input bias curre	nt			20		nA
	COMP pin sink current		$V_{FB} = V_{REF} + 250 \text{ mV}, V_{COMP} = 1.5 \text{ V}$		160		μA
COMP	COMP pin source current		$V_{FB} = V_{REF} - 250 \text{ mV}, V_{COMP} = 1.5 \text{ V}$		160		μA
	OOMD at a decrease with an		High clamp, V _{FB} = 1 V		2.1		V
V _{CLAMP}	COMP pin clamp voltage		Low clamp, V _{FB} = 1.5 V		0.7		
	COMP pin threshold		Duty cycle = 0%		1		V
3 _{ea}	Error amplifier transconductan	се			1.1		mS
R _{ea}	Error amplifier output resistan	ce			10		$M\Omega$
ea	Error amplifier crossover frequ	iency			2		MHz
	NT SENSE			1			
	Maximum current sense thres	hold	At 0% duty cycle	64	73	82	mV
√ _{CSmax}	Maximum current sense thres	hold	At max duty cycle	50	61	72	mV
/ _{RCsns}	Reverse current sense thresh	old			3.8		mV
SNS+	Sense+ pin current				70		μA
SNS-	Sense– pin current				70		μA
RT/CLK	•			•			
			Operating frequency range using resistor timing mode	50		1000	kHz
$f_{\sf SW}$	Switching frequency		$R_T = 115 \text{ k}\Omega$	450	500	550	kHz
			$R_T = 75 \text{ k}\Omega$	675	750	825	kHz
V _{RT/CLK}	RT/CLK pin voltage				0.5		V
CLK-min	Minimum input clock pulse du	ration	P _{LL} = 500 kHz		14	60	ns

Copyright © 2012–2014, Texas Instruments Incorporated



Electrical Characteristics (continued)

 V_{IN} = 4.5 to 38 V, T_J = -40°C to 150°C, unless otherwise noted. Typical values are at T_A = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
v _{CLK-H}	RT/CLK high threshold				1.78	2	V
	RT/CLK low threshold			0.4	1.35		V
f_{CLK}	PLL frequency sync range			300		1000	kHz
t _{PLLIN}	PLL lock in time				100	250	μs
t _{PLLEXIT}	Last RT/CLK falling edge to retu	urn to resistor timin	ng mode if CLK is not present		140	250	μs
	SWITCH DRIVERS						•
			V _{IN} = 12 to 40 V		2		
		TPS43060	V _{IN} = 4.5 V		3		Ω
	LDRV pullup resistance		V _{IN} = 12 to 40 V		2.5		
		TPS43061	V _{IN} = 4.5 V		3		Ω
R_{LDRV}			V _{IN} = 12 to 40 V		1.2		
		TPS43060	V _{IN} = 4.5 V		2		Ω
	LDRV pulldown resistance		V _{IN} = 12 to 40 V		1.6		
		TPS43061	$V_{IN} = 4.5 \text{ V}$		2		Ω
			V _{IN} = 12 to 40 V		2		
	HDRV pullup resistance	TPS43060	V _{IN} = 4.5 V		2.8		Ω
			V _{IN} = 12 to 40 V		5		
		TPS43061	$V_{IN} = 4.5 \text{ V}$		5.5		Ω
R_{HDRV}	HDRV pulldown resistance	TPS43060	V _{IN} = 12 to 40 V		1.2		
			$V_{IN} = 4.5 \text{ V}$		1.9		Ω
		TPS43061	V _{IN} = 12 to 40 V		3		
			$V_{IN} = 4.5 \text{ V}$		3.7		Ω
	High-side gate rise time, 10%	TPS43060			15		
t_{HR}	to 90%	TPS43061	$C_{LOAD} = 2.2 \text{ nF},$ $V_{IN} = 12 \text{ to } 40 \text{ V}$		20		ns
	High-side gate fall time, 90%	TPS43060	$C_{LOAD} = 2.2 \text{ nF},$		10		
t _{HF}	to 10%	TPS43061	$V_{IN} = 12 \text{ to } 40 \text{ V}$		15		ns
	Low-side gate rise time, 10%	TPS43060	C _{LOAD} = 2.2 nF,		15		
t_{LR}	to 90%	TPS43061	$V_{IN} = 12 \text{ to } 40 \text{ V}$		20		ns
	Low side gote fall time 200/ to	TPS43060	C - 22 nE		10		
t_{LF}	Low-side gate fall time, 90% to 10%	TPS43061	$C_{LOAD} = 2.2 \text{ nF},$ $V_{IN} = 12 \text{ to } 40 \text{ V}$		15		ns
Ve	BOOT diode forward voltage	TPS43061	I _F = 10 mA, T _A = 25°C		0.75		V
	drop						
	BOOT pin leakage current	TPS43061	$V_r = 60 \text{ V}$		0.1		μA
t _{ON}	LDRV minimum on pulse durati		f _{SW} = 500 kHz		100		ns
TOFF	LDRV minimum off pulse durati	I	f _{SW} = 500 kHz		250		ns
		TPS43060, $C_{LOAD} = open$,	V _{IN} = 12 V		65		ns
	Time delay between LDRV fall(50%) to HDRV rise (50%),	$f_{SW} = 500 \text{ kHz}$	V _{IN} = 4.5 V		75		ns
	t _{non-overlap1}	TPS43061,	V _{IN} = 12 V		65		ns
	·	C_{LOAD} = open, f_{SW} = 500 kHz	V _{IN} = 4.5 V		75		ns
l delay		TPS43060,	V _{IN} = 12 V		65		ns
	Time delay between HDRV fall	C_{LOAD} = open, f_{SW} = 500 kHz	V _{IN} = 4.5 V		75		ns
	(50%) to LDRV rise (50%),	TPS43061,	V _{IN} = 12 V		65		ns
thr the tlr tle Ve	t _{non-overlap2}	C_{LOAD} = open,	$V_{IN} = 4.5 \text{ V}$		75		ns
		$f_{SW} = 500 \text{ kHz}$	IIN				



Electrical Characteristics (continued)


 V_{IN} = 4.5 to 38 V, T_J = -40°C to 150°C, unless otherwise noted. Typical values are at T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	GOOD, SS AND OVP					
D	PGOOD low threshold	V _{FB} with respect to feedback voltage reference, V _{FB} falling	86%	90%	93%	
P_{GDL}	PGOOD low hysteresis	V _{FB} with respect to feedback voltage reference		2%		
В	PGOOD high threshold	V_{FB} with respect to feedback voltage reference, V_{FB} rising	107%	110%	114%	
P _{GDH}	PGOOD high hysteresis	V _{FB} with respect to feedback voltage reference		2%		
P_{GDSC}	PGOOD sink current	$V_{PGOOD} = 0.4 V$	1.8	4		mA
P_{GDLK}	PGOOD pin leakage current	V _{PGOOD} = 7 V		100		nA
V_{IN_PGD}	Minimum V _{IN} for valid PGOOD			2.5	4.3	V
I _{SS}	Soft-start bias current	V _{SS} = 0 V		5		μΑ
R _{SS}	Soft-start discharge resistance			250		Ω
	OVP threshold	V _{FB} with respect to feedback voltage reference, V _{FB} rising	104%	107%	110%	
V_{OVP}	OVP hysteresis	V _{FB} with respect to feedback voltage reference		2%		
THERMA	AL SHUTDOWN					
T _{SD}	Thermal shutdown set threshold			165		°C
T _{hyst}	Thermal shutdown hysteresis			15		°C



7.6 Typical Characteristics

 V_{IN} = 12 V, f_{SW} = 500 kHz, T_A = 25°C (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated




Typical Characteristics (continued)





Typical Characteristics (continued)










Figure 13. OVP Threshold vs Temperature








Figure 15. Reverse Current Sense Threshold vs Temperature

Figure 16. VCC Voltage vs Temperature

Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



8 Detailed Description

8.1 Overview


The TPS4306x is a high-performance, wide-input range synchronous boost controller that accepts a 4.5 to 38 V (40-V absolute max) input and support output voltages up to 58 V. The devices have gate drivers for both the low-side N-channel MOSFET and the high-side synchronous rectifier N-channel MOSFET. Voltage regulation is achieved employing constant frequency current mode pulse-duration modulation (PWM) control. The switching frequency is set either by an external timing resistor or by synchronizing to an external clock signal. The switching frequency is programmable from 50 kHz to 1 MHz in the resistor programmed mode or can be synchronized to an external clock between 300 kHz to 1 MHz.

The PWM control circuitry turns on the low-side MOSFET at the beginning of each oscillator clock cycle, as the error amplifier compares the output voltage feedback signal at the FB pin to the internal 1.22-V reference voltage. The low-side MOSFET is turned-off when the inductor current reaches a threshold level set by the error amplifier output. After the low-side MOSFET is turned off, the high-side synchronous MOSFET is turned on until the beginning of the next oscillator clock cycle or until the inductor current reaches the reverse current sense threshold. The input voltage is applied across the inductor and stores the energy as inductor current ramps up during the portion of the switching cycle when the low-side MOSFET is on. Meanwhile, the output capacitor supplies load current. When the low-side MOSFET is turned off by the PWM controller, the inductor transfers stored energy with the synchronous MOSFET to replenish the output capacitor and supply the load current. This operation repeats every switching cycle.

The devices feature internal slope compensation to avoid subharmonic oscillation that is intrinsic to peak current mode control at duty cycles higher than 50%. They also feature adjustable soft-start time, optional lossless inductor DCR current sensing, an output power good indicator, cycle-by-cycle current limit, and overtemperature protection.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Switching Frequency

The switch frequency is set by a resistor (R_T) connected to the RT/CLK pin of the TPS4306x. Figure 17 shows the relationship between the timing resistance (R_T) and frequency. The resistor value required for a desired frequency can be calculated using Equation 1.

$$R_{T}(k\Omega) = \frac{57500}{f_{sw}(kHz)} \tag{1}$$





Figure 17. Frequency vs R_T Resistance

The device switching frequency can be synchronized to an external clock that is applied to the RT/CLK pin. The external clock should be in the range of 300 kHz to 1 MHz. The required logic levels of the external clock are shown in the specification table. The pulse duration of the external clock should be greater than 20 ns to ensure proper synchronization. A resistor between 57.5 and 1150 k Ω must always be connected from the RT/CLK pin to ground when the converter is synchronized to an external clock. Do not leave this pin open.

8.3.2 Low-Dropout Regulator

The TPS4306x contains a low-dropout regulator that provides bias supply for the controller and the gate driver. The output of the LDO of TPS4306x is regulated to 7.5 and 5.5 V, respectively. When the input voltage is below the V_{CC} regulation level, the V_{CC} output tracks V_{IN} with a small dropout voltage. The output current of the V_{CC} regulator should not exceed 50 mA. The value of the V_{CC} capacitance depends on the total system design and its startup characteristics. The recommended range of values for the V_{CC} capacitor is from 0.47 to 10 μ F.

8.3.3 Input Undervoltage (UV)

A UV detection circuit prevents misoperation of the device at input voltages below 3.9 V (typical). When the input voltage is below the VIN UV threshold, the internal PWM control circuitry and gate drivers are turned off. The threshold is set below the minimum operating voltage of 4.5 V to ensure that a transient VIN dip does not cause the device to reset. For input voltages between the UV threshold and 4.5 V, the device attempts to operate, but the electrical specifications are not ensured. The EN pin can be used to achieve adjustable UVLO if the desired start-up threshold is higher than 3.9 V. Details are provided in the following section.

8.3.4 Enable and Adjustable UVLO

The EN pin voltage must be greater than 1.21 V (typical) to enable TPS4306x. The device enters a shutdown mode when the EN voltage is less than 0.4 V. In shutdown mode, the input supply current for the device is less than 5 μ A. The EN pin has an internal 1.8- μ A pullup current source that provides the default enabled condition when the EN pin floats. When the EN pin voltage is higher than the shutdown threshold but less than 1.21 V, the devices are in standby mode.

Adjustable input UVLO can be accomplished using the EN pin. As shown in Figure 18, a resistor divider from the VIN pin to AGND sets the UVLO level. When EN pin voltage crosses the 1.21 V (typical) threshold voltage, an additional 3.2- μ A hysteresis current is sourced out of the EN pin. When the EN pin voltage falls below 1.14 V (typical), the hysteresis current is removed. The addition of hysteresis current at the EN threshold facilitates adjustable input voltage hysteresis. R_{UVLO_H} and R_{UVLO_L} are calculated using Equation 2 and Equation 3, respectively.

(3)

Feature Description (continued)




Figure 18. Adjustable UVLO Using EN Pin

$$R_{UVLO_H} = \frac{V_{START} \times \left(\frac{V_{EN_DIS}}{V_{EN_ON}}\right) - V_{STOP}}{I_{EN_pup} \times \left(1 - \frac{V_{EN_DIS}}{V_{EN_ON}}\right) + I_{EN_hys}}$$

$$R_{UVLO_L} = \frac{R_{UVLO_H} \times V_{EN_DIS}}{V_{STOP} - V_{EN_DIS} + R_{UVLO_H} \times \left(I_{EN_pup} + I_{EN_hys}\right)}$$
(2)

where

- V_{START} is the desired turn-on voltage at the VIN pin.
- V_{STOP} is the desired turn-off voltage at the VIN pin.
- V_{EN ON} is the EN pin voltage threshold to enable the device, 1.21 V (typical).
- V_{EN DIS} is the EN pin voltage threshold to disable the device, 1.14 V (typical).
- I_{EN hys} is the hysteresis current inside the device, 3.2 μA (typical).
- I_{EN pup} is the internal pullup current at EN pin, 1.8 μA (typical).

8.3.5 Voltage Reference and Setting Output Voltage

An internal voltage reference provides a precise 1.22-V voltage reference at the error amplifier non-inverting input. To set the output voltage, select the FB pin resistor R_{SH} and R_{SL} according to Equation 4.

$$V_{OUT} = 1.22V \times \left(\frac{R_{SH}}{R_{SL}} + 1\right) \tag{4}$$

8.3.6 Minimum On-Time and Pulse Skipping

The TPS4306x also features a minimum on-time of 100 ns for the low-side gate driver. This minimum on-time determines the minimum duty cycle of the PWM for any set switching frequency. When the voltage regulation loop requires a minimum on-time pulse duration less than 100 ns, the controller enters pulse-skipping mode. In this mode, the devices hold the power switch off for multiple switching cycles to prevent the output voltage from rising above the desired regulated voltage. This operation typically occurs in light load conditions when the DC-DC converter operates in discontinuous conduction mode (DCM). Pulse skipping increases the output ripple as shown in Figure 27.



8.3.7 Zero-Cross Detection and Duty Cycle

The TPS4306x features zero-cross detection, which turns off the high-side driver when the sensed current falls below the reverse current sense threshold (3.8 mV typical), then the converter runs in DCM. The duty cycle is dependent on the mode in which the converter is operating. The duty cycle in DCM varies widely with changes of the load. In continuous conduction mode (CCM), where the inductor maintains a minimum dc current, the duty cycle is related primarily to the input and output voltages as computed in Equation 5.

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \tag{5}$$

When the converter operates in DCM, the duty cycle is a function of the load, input and output voltages, inductance, and switching frequency in Equation 6.

$$D = \frac{2 \times V_{OUT} \times I_{OUT} \times L \times f_{SW}}{V_{IN}^{2}}$$
(6)

Equation 5 and Equation 6 provide an estimation of the duty cycle. A more accurate duty cycle can be calculated by including the voltage drops of the external MOSFETs, sense resistor, and DCR of the inductor.

8.3.8 Minimum Off-Time and Maximum Duty Cycle

The low-side driver LDRV of TPS4306x has a minimum off-time of 250 ns or 5% of the switching cycle period, whichever is longer. Figure 19 shows maximum duty cycle versus switching frequency. The maximum duty cycle limits the maximum achievable step-up ratio in a boost converter. When the converter operates in CCM, the step-up ratio of the boost converter can be calculated using Equation 7.

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 - D} \tag{7}$$

For instance, if the maximum duty cycle is 90%, the achievable maximum output voltage to input voltage ratio is limited to:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 - 90\%} = 10 \tag{8}$$




Figure 19. Maximum Duty Cycle vs Frequency

8.3.9 Soft-Start

The TPS4306x has a built-in soft-start circuit, which significantly reduces the start-up current spike and output voltage overshoot. When the IC is enabled, an internal bias current source (5 μ A typical) charges the capacitor (C_{SS}) on the SS pin. When the SS pin voltage is less than the internal 1.22-V reference, the device regulates the FB pin voltage to the SS pin voltage rather than the internal 1.22-V reference voltage. When the SS pin voltage exceeds the reference voltage, the device regulates the FB pin voltage to 1.22 V. The soft-start time of the output voltage can be calculated using Equation 9.



$$t_{SS} = C_{SS} \frac{1.22V}{5\mu A} \tag{9}$$

8.3.10 Power Good

The TPS4306x PGOOD pin indicates when the output voltage is within predetermined limits of the desired regulated output voltage by monitoring the FB pin voltage. The PGOOD pin is driven by the open-drain signal of an internal MOSFET. When the output voltage of the power converter is not within ±10% of the output voltage set point, the PGOOD MOSFET turns on and pulls the PGOOD pin low. Otherwise, the PGOOD MOSFET stays off and the PGOOD pin can be pulled up by an external resistor to a voltage supply up to 8 V.

The PGOOD signal is also pulled low if the EN voltage or VIN voltage is below their respective voltage thresholds.

8.3.11 Overvoltage Protection (OVP)

The TPS4306x integrates an OVP circuit that turns off the low-side MOSFET when the output voltage reaches the OVP threshold, which is internally fixed to 107% of the output voltage set point. The low-side MOSFET resumes normal PWM control when the output voltage drops below 105% of the output voltage set point. The OVP circuit protects the power MOSFETs and minimizes the output voltage overshoot during transients or fault conditions.

8.3.12 OVP and Current Sense Resistor Selection

The TPS4306x provides cycle-by-cycle current limit protection that turns off the low-side MOSFET when the inductor current reaches the current limit threshold. The cycle-by-cycle current limit circuitry is reset at the beginning of the next switching cycle. During an overcurrent event, the output voltage begins to droop as a function of the load on the output.

A slope compensation ramp is added to the current sense ramp to prevent subharmonic oscillations at high duty cycle. The slope compensation reduces the overcurrent limit threshold (maximum current sense threshold) with increasing duty cycle as detailed in Figure 20.



Figure 20. Overcurrent Limit Threshold With Respect to Duty Cycle

The maximum current sense threshold V_{CSmax} sets the maximum peak inductor current, which is the sum of maximum average inductor (input) current, I_{ave_max} , and half the peak-to-peak inductor ripple, ΔI_L . Choose the sense resistor value based on the desired maximum input current and the ripple current, which can be calculated using Equation 10.

$$R_{SENSE} = \frac{V_{CS\,\text{max}}}{I_{ave_\text{max}} + \frac{\Delta I_L}{2}} \tag{10}$$



8.3.13 Gate Drivers

The TPS4306x contains powerful high-side and low-side gate drivers supplied by the V_{CC} bias regulator. The nominal V_{CC} voltage of the TPS43060 and TPS43061 is 7.5 V and 5.5 V, respectively. The TPS43061 gate drivers operate from a 5.5-V V_{CC} supply, with drive strength optimized for low Q_g NexFETs. It also features an integrated bootstrap diode for the high-side gate driver to reduce the external part count. The TPS43060 gate drivers operate from a 7.5-V V_{CC} supply, which is suitable to drive a wide range of standard MOSFETs. The TPS43060 requires an external bootstrap diode from VCC to BOOT to charge the bootstrap capacitor. It also requires a 2- Ω resistor connected in series with the VCC pin to limit the peak current drawn through the internal circuitry when the external bootstrap diode is conducting. See the *Electrical Characteristics* for typical rise and fall times and the output resistance of the gate drivers.

The LDRV and HDRV outputs are controlled with an adaptive dead-time control that ensures both the outputs are never high at the same time. This minimizes any cross conduction and protects the power converter. The typical dead-time from LDRV fall to HDRV rise is 65 ns.

The Q_g versus V_{GS} and the V_{GS} versus $R_{DS(on)}$ curves for a given MOSFET should be used to determine which gate drive voltage is appropriate. For example, the CSD86330Q3D synchronous power block has sufficient gate drive voltage for low $_{RDS(on)}$ with the 5.5-V gate drive of the TPS43061. However, the CSD18537NQ5A MOSFET has better $R_{DS(on)}$ performance with the 7.5-V gate drive of the TPS43060.

The designer needs to make important considerations if the stronger gate drivers of the TPS43060 are used with low Q_g and low-voltage threshold MOSFETs. The stronger gate driver causes the low-side MOSFET to turn on very quickly resulting in large voltage undershoot below PGND at the SW node. The BOOT capacitor then temporarily has a voltage across it exceeding the 8-V absolute maximum ratings. The external BOOT Schottky diode with fast-switching speeds allows the BOOT capacitor to receive some charge during this short time period. At light loads when the high-side MOSFET is not switching, there is no load on the BOOT capacitor. The BOOT capacitor can then charge to a voltage exceeding the absolute maximum ratings. To limit the voltage across the BOOT-SW pins, the RC time constant for charging the BOOT capacitor should be increased to avoid charging while the SW node is below ground and/or the SW voltage undershoot should be reduced. Do this by following these recommendations:

- Resistor in series with the external Schottky diode to increase RC time constant for charging the BOOT capacitor
- Resistor in series with the LDRV signal to slow down the low-side MOSFET switching speed and reduce SW ringing
- RC snubber across the high-side MOSFET to reduce SW ringing
- Proper layout techniques as recommended in Layout to reduce SW ringing

Figure 21 shows these components. A typical value for either series resistor is 4.7 Ω .






Figure 21. External Components for Limiting the BOOT-SW Voltage

8.3.14 Thermal Shutdown

An internal thermal shutdown turns off the TPS4306x when the junction temperature exceeds the thermal shutdown threshold (165°C typical). The device restarts when the junction temperature drops by 15°C.

8.4 Device Functional Modes

8.4.1 Typical Operation (VIN < VOUT)

The TPS4306x is designed to operate with a minimum input voltage of 4.5 V. It will turn on when the VIN voltage exceeds the typical 4.1-V UVLO threshold and the EN voltage exceeds the typical 1.21-V enable voltage threshold. If EN is left floating, an internal current source pulls the voltage above the EN threshold. In a boost topology, the input is passed to the output through the inductor and high-side FET body diode. As a result, while the TPS4306x is disabled, the output voltage will track the input voltage. When both thresholds are exceeded, the VCC LDO output comes into regulation. Switching is enabled and the SS current source begins charging the external soft-start capacitor for a controlled soft-start of the output voltage with a time period determined by the value of the external SS capacitor. If either pin's voltage drops below its respective threshold, the TPS4306x is shutdown.

8.4.2 Pass Through (VIN > VOUT)

If there is an operation condition where the input voltage exceeds the output voltage set by the external FB resistor divider, the TPS4306x stops switching. The input voltage is directly connected to the output voltage through the inductor and body diode of the external high-side MOSFET. The output voltage then follows the input voltage with a voltage drop determined mainly by the forward voltage of the high-side MOSFET body diode. If there is an output load while in this mode, pay attention to power dissipation in the high-side MOSFET body diode. The TPS4306x begins switching again after the input voltage drops below the output voltage set by the external FB resistor divider.



Device Functional Modes (continued)

8.4.3 Split-Rail Operation

The TPS4306x can also operate in a split-rail topology where a separate voltage is provided to bias the VIN pin of the IC to 4.5 V or greater. The power for the boost power stage can then be powered from a separate input lower than the 4.5-V minimum VIN voltage. When operating in this mode, the boost power stage voltage must be greater than 2.5 V to bias the ISNS pins or the current limit accuracy may degrade. If used in split rail, the TPS4306x is enabled and disabled in the same VIN and EN conditions as described in *Typical Operation (VIN < VOUT)*.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The TPS4306x device is a 4.5- to 38-V input, 58-V maximum output, step-up controller with integrated MOSFET drivers to create a synchronous boost power supply. This device is typically used to convert a lower DC voltage to a higher DC voltage. The maximum current is limited using an external resistor between the ISNS+ and ISNS-pins or the thermal performance of the external MOSFETs. Example applications are: 5, 12, and 24 V industrial, automotive and communications power systems, or battery-powered systems. Use the following design procedure to select component values for the TPS4306x device. This procedure illustrates the design of a high frequency switching regulator using ceramic output capacitors. Calculations can be done with the excel spreadsheet (SLVC471) located on the product page for TPS43060 and TPS43061. Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.



9.2 Typical Applications

9.2.1 Synchronous Boost Converter Typical Application Using TPS43061



Copyright © 2012–2014, Texas Instruments Incorporated



9.2.1.1 Design Requirements

The following section provides a step-by-step design guide of a high-frequency, high-power-density synchronous boost converter with the TPS43061 controller combined with a NexFET power block. This design procedure is also applicable to the TPS43060. The designer must know a few parameters to start the design process. These requirements are typically determined at the system level. For this example, start with the following known parameters.

Table 1. Key Parameters of the Boost Converter Example

Parameter	Value
Input voltage (V _{IN})	6 to 12.6 V, 9 V nominal
Output voltage (V _{OUT})	15 V
Maximum output current (I _{OUT})	2 A
Transient response to 0.5 A to 1.5 A load step (ΔV _{OUT})	4% of V _{OUT} = 0.6 V
Output voltage ripple (V _{RIPPLE})	0.5% of V _{OUT} = 0.075 V
Start input voltage (V _{START})	5.34 V
Start input voltage (V _{STOP})	4.3 V

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Selecting the Switching Frequency

The first step is to determine the switching frequency of the power converter. Be sure to consider the tradeoffs when selecting a higher or lower switching frequency. Typically, the designer uses the highest switching frequency possible because this results in the smallest solution size. A higher switching frequency allows for lower-value inductors and smaller-output capacitors compared to a power converter that switches at a lower frequency. A lower switching frequency produces a larger solution size, but typically has better efficiency. Setting the frequency for the minimum tolerable efficiency produces the optimum solution size for the application.

The switching frequency can also be limited by the minimum on-time and off-time of the controller based on the input voltage and the output voltage of the application. To determine the maximum allowable switching frequency, first estimate the CCM duty cycle using Equation 11 with the minimum and maximum input voltages. Equation 12 and Equation 13 should then be used to calculate the upper limit of switching frequency for the regulator. Choose the lower value result from these two equations. Switching frequencies higher than the calculated values result in either pulse skipping if the minimum on-time restricts the duty cycle or insufficient boost output voltage if the PWM duty cycle is limited by the minimum off-time.

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
(11)

$$f_{SW}ontime = \frac{D\min}{ton\min} = \frac{20\%}{100ns} = 2MHz \tag{12}$$

$$f_{SW}$$
 offtime = $\frac{(1 - D \max)}{toffmin} = \frac{(1 - 60\%)}{250ns} = 1.6MHz$ (13)

The typical minimum on-time and off-time of the device are 100 ns and 250 ns, respectively. For this design, the duty cycle is estimated at 20% and 60% with the maximum input voltage and minimum input voltage, respectively. When operating at switching frequencies less than 200 kHz, the minimum off-time starts to increase and is equal to 5% of the switching period. 1.6 MHz is the estimated allowed maximum switching frequency based on Equation 12 and Equation 13. When operating near the estimated maximum duty cycle, more accurate estimations of the duty cycle should be made by including the voltage drops of the external MOSFETs, sense resistor, and DCR of the inductor.

A switching frequency of 750 kHz was chosen as a compromise between efficiency and small solution size. To determine the timing resistance for a given switching frequency, use either Equation 14 or the curve in Figure 17. The switching frequency is set by resistor R5, shown in the schematic in *Synchronous Boost Converter Typical Application Using TPS43061*. For 750-kHz operation, the closest standard value resistor is 76.8 k Ω .

$$R_T(k\Omega) = \frac{57500}{f_{SW}(kHz)} = \frac{57500}{750(kHz)} = 76.7k\Omega$$
(14)



9.2.1.2.2 Inductor Selection

The selection of the inductor affects the steady-state operation as well as transient behavior and loop stability. These factors make it an important component in a switching power-supply design. The three most important inductor specifications to consider are inductor value, DC resistance (DCR), and saturation current rating. Let the parameter K_{IND} represent the ratio of inductor peak-to-peak ripple current to the average inductor current. In a boost topology, the average inductor current is equal to the input current. The current delivered to the output is the input current modulated at the duty cycle of the PWM. The inductor ripple current contributes to the output current ripple that must be filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor. The value of K_{IND} in the design using low-ESR output capacitors, such as ceramics, can be relatively higher than that in the design using higher-ESR output capacitors. Higher values of K_{IND} lead to DCM operation at moderate to light loads.

To calculate the minimum value of the output inductor, use Equation 16 or Equation 17. In a boost topology, maximum current ripple occurs at 50% duty cycle. Use Equation 16 if the design will operate with 50% duty cycle. If not, use Equation 17. In Equation 17, use the input voltage value that is nearest to 50% duty-cycle operation.

For this design example, Equation 15 produces the estimated maximum input current (I_{IN}) of 5 A. In reality, I_{IN} will be higher because the simplified equations do not include the efficiency losses of the power supply. Using K_{IND} = 0.3 with Equation 16, the minimum inductor value is calculated to be 3.33 µH. The nearest standard value of 3.3 µH is chosen. It is important that the RMS current and saturation current ratings of the inductor are not exceeded. The RMS and peak inductor current can be found from Equation 18 and Equation 19, respectively. The calculated RMS inductor current is 5 A, and the peak inductor current is 5.73 A. The chosen inductor is a Vishay IHLP2525CZER3R3M1, which has an RMS current rating of 6 A, a saturation current rating of 10 A, and 30-m Ω DCR.

$$I_{IN} = \frac{I_{OUT}}{(1 - D \max)} = \frac{2A}{(1 - 60\%)} = 5A$$
 (15)

$$L \ge \frac{V_{OUT}}{I_{IN} \times K_{IND}} \times \frac{1}{4 \times f_{SW}} = \frac{15V}{5A \times 0.3} \times \frac{1}{4 \times 750 kHz} = 3.33 \mu H$$
(16)

$$L \ge \frac{V_{IN}}{I_{IN} \times K_{IND}} \times \frac{D}{f_{SW}} \tag{17}$$

$$I_{L}rms = \sqrt{\left(\frac{I_{OUT}}{1 - D \max}\right)^{2} + \left(\frac{V_{IN} \min \times D \max}{\sqrt{12} \times L \times f_{SW}}\right)^{2}} = \sqrt{\left(\frac{2A}{1 - 60\%}\right)^{2} + \left(\frac{6V \times 60\%}{\sqrt{12} \times 3.3\mu H \times 750kHz}\right)^{2}} = 5A$$

$$I_{L}peak = \frac{I_{OUT}}{1 - D \max} + \frac{V_{IN} \min \times D \max}{2 \times L \times f_{SW}} = \frac{2A}{1 - 60\%} + \frac{6V \times 60\%}{2 \times 3.3\mu H \times 750kHz} = 5.73A$$
(19)

$$I_{L}peak = \frac{I_{OUT}}{1 - D\max} + \frac{V_{IN}\min \times D\max}{2 \times L \times f_{SW}} = \frac{2A}{1 - 60\%} + \frac{6V \times 60\%}{2 \times 3.3\mu H \times 750kHz} = 5.73A$$
(19)

Selecting higher ripple currents increases the output voltage ripple of the regulator, but allows for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the average input current. During power-up, load faults, or transient load conditions, the inductor current can increase above the peak inductor current calculated previously. The prior equations also do not include the efficiency of the regulator. For this reason, a more conservative design approach is to choose an inductor with a saturation current rating greater than the typical switch current limit set by the current sense resistor or the inductor DC resistance if lossless DCR sensing is used.

9.2.1.2.3 Selecting the Current Sense Resistor

The external current sense resistor sets the cycle-by-cycle peak current limit. The peak current limit should be set to assure the maximum load current can be supported at the minimum input voltage. The typical overcurrent threshold voltage (V_{CS}) with respect to duty cycle is shown in Figure 20. In this design example, the typical current limit threshold voltage at the 60% maximum duty cycle is 68 mV.



When selecting the current limit for the design, TI recommends a 20% margin from the calculated peak current limit in Equation 19 to allow for load and line transients and the efficiency loss of the design. Calculate the recommended current sense resistance with Figure 20. In this example, the minimum resistance is calculated at 9.89 m Ω and two 20-m Ω resistors in parallel are used. The sense resistors must be rated for the power dissipation calculated in Equation 22. Using the maximum current limit threshold of 82 mV according to the electrical specification table, the maximum power loss in the current sense resistor is 0.672 W. Two 0.5-W rated sense resistors are used in parallel in this design.

$$V_{CS\max}typ = 68mV \tag{20}$$

$$R_{CS} = \frac{V_{CS\,\text{max}}typ}{1.2 \times I_L peak} = \frac{68mV}{1.2 \times 5.73A} = 9.89m\Omega \tag{21}$$

$$P_{RCS} = \frac{(V_{CS\,\text{max}}\,\text{max})^2}{R_{CS}} = \frac{(82mV)^2}{10m\Omega} = 0.672W$$
(22)

The $10-\Omega$ series resistors, R13 and R15, with the 100-pF capacitor C12 filter high-frequency switching noise from the ISNS pins.

9.2.1.2.4 Output Capacitor Selection

In a boost topology, the current supplied to the output capacitor is discontinuous and proper selection of the output capacitor is important for filtering the high di/dt path of the supply. The designer must account for two primary considerations for selecting the value of the output capacitor. The output capacitor determines the output voltage ripple and how the supply responds to a large change in load current. The output capacitance must be selected based on the more stringent of these two criteria.

The first criterion is the desired response to a large change in load current. A PWM controller cannot immediately respond to a fast increase or decrease in the load current. The response time is determined by the loop bandwidth. The output capacitor must supply the increased load current or absorb the excess inductor current until the controller responds. Equation 23 estimates the minimum output capacitance needed for the desired ΔV_{OUT} for a given ΔI_{OUT} . The loop bandwidth (f_{BW}) is typically limited by the right-half-plane zero (RHPZ) of the boost topology. The maximum recommended bandwidth can be calculated from Equation 41 and Equation 42. See the compensation section for more information. In this example, to limit the voltage deviation to 600 mV from a 1-A load step with a 14.5-kHz maximum bandwidth, a minimum of 18.3-µF output capacitance is needed. This value does not take into account the ESR of the output capacitor, which can typically be ignored when using ceramic capacitors.

The output capacitor absorbs the ripple current through the synchronous switch to limit the output voltage ripple. Equation 24 calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this example, a minimum of 21.3 µF is needed. Again, this value does not take into account the ESR of the output capacitor.

$$C_{OUT} > \frac{\Delta I_{TRAN}}{2\pi \times f_{BW} \times \Delta V_{TRAN}} = \frac{1A}{2\pi \times 14.5kHz \times 0.6V} = 18.3\mu F$$
 (23)

$$C_{OUT} > \frac{\Delta I_{TRAN}}{2\pi \times f_{BW} \times \Delta V_{TRAN}} = \frac{1A}{2\pi \times 14.5kHz \times 0.6V} = 18.3\mu F$$

$$C_{OUT} > \frac{D \max \times I_{OUT}}{f_{SW} \times V_{RIPPLE}} = \frac{60\% \times 5A}{750kHz \times 0.075V} = 21.3\mu F$$
(23)

The most stringent criterion for the output capacitor is 21.3 µF required to limit the output voltage ripple. When using ceramic capacitors for switching power supplies, TI recommends high-quality type X5R or X7R. They have a high capacitance-to-volume ratio and are fairly stable over temperature. Capacitance deratings for aging, temperature, and dc bias increase the minimum value required. The voltage rating must be greater than the output voltage with some tolerance for output voltage ripple and overshoot in transient conditions. For this example, 4 x 10-μF, 25-V ceramic capacitors with 5 mΩ of ESR are used. The estimated derated capacitance is 22 µF, approximately equal to the calculated minimum.

9.2.1.2.5 MOSFET Selection – NexFET Power Block

Submit Documentation Feedback

The TPS43061 5.5-V gate drive is optimized for low Q_q NexFET power devices. NexFET power blocks with both the high-side and low-side MOSFETs integrated are ideal for high-power-density designs. This design example uses the CSD86330Q3D. Two primary considerations when selecting the power MOSFETs are the average gate drive current required and the estimated MOSFET power losses.



The average gate drive current must be less than the 50-mA (minimum) VCC supply current limit. This current is calculated using Equation 25. With the selected power block and 5.5-V VCC, the low-side FET has a total gate charge of 11 nC and the high-side FET has a total gate charge of 5 nC. The required gate drive current is 12 mA.

$$I_{GD} = (Qg_{HS} + Qg_{LS}) \times f_{SW} = (5nC + 11nC) \times 750kHz = 12mA$$
(25)

The target efficiency of the design dictates the acceptable power loss in the MOSFETs. The two largest components of power loss in the low-side FET are switching and conduction losses. Both losses are highest at the minimum input voltage when low-side FET current is maximum. The conduction power loss in the low-side FET can be calculated with Equation 26. Switching losses occur during the turn-off and turn-on time of the MOSFET. During these transitions, the low-side FET experiences both the input current and output voltage. The switching loss can be estimated with Equation 27. The low-side FET of the CSD86330Q3D has $R_{\rm DS(on)LS}=4.2$ m Ω , gate-to-drain charge $Q_{\rm gd}=1.6$ nC, output capacitance $C_{\rm OSS}=680$ pF, series gate resistance $R_{\rm G}=1.2$ Ω , and gate-to-source voltage threshold $V_{\rm GS(th)}=1.1$ V. The conduction power losses are estimated at 0.042 W and the switching losses are estimated at 0.070 W.

$$P_{CONDLS} = D \max \times I_{L} rms^{2} \times R dson_{LS} = 60\% \times 5.0 A^{2} \times 4.2 m\Omega = 0.042 W$$

$$P_{SW} = \frac{f_{SW}}{2} \times \left(C_{OSS} \times V_{OUT}^{2} + V_{OUT} \times \frac{I_{OUT}}{1 - D \max} \times \frac{Q_{gd} \times R_{G}}{VCC - V_{GS(th)}} \right)$$

$$= \frac{750 kHz}{2} \times \left(680 pF \times 15 V^{2} + 15 V \times \frac{2A}{1 - 60\%} \times \frac{1.6 nC \times 1.2 \Omega}{5.5 V - 1.1 V} \right) = 0.070 W$$
(26)

Two power losses in the high-side FET to consider are the dead time body diode loss and the FET conduction loss. The conduction loss is highest at the minimum PWM duty cycle. The conduction power loss in the high-side FET can be calculated with Equation 28. Dead time losses are caused by conduction in the body diode of the high-side FET during the delay time between the LDRV and HDRV signals. The dead time loss varies mainly with switching frequency. The dead time losses are estimated with Equation 29. The high-side FET of the CSD86330Q3D has $R_{\rm DS(ON)HS}=8~\rm m\Omega$ and body diode forward voltage drop $V_{\rm SD}=0.75~\rm V$. The conduction power losses are estimated at 0.080 W and the dead time losses are estimated at 0.366 W. For designs targeting highest efficiency, dead time losses can be reduced by adding a Schottky diode in parallel with the high-side FET to reduce the diode forward voltage drop during the dead time.

$$P_{CONDHS} = (1 - D \max) \times I_{L} rms^{2} \times R_{DS(on)HS} = (1 - 60\%) \times 5.0 A^{2} \times 8m\Omega = 0.080W$$
(28)

$$P_{DT} = V_{SD} \times I_L rms \times \left(t_{non-overlap1} + t_{non-overlap2}\right) \times f_{SW}$$

$$= 0.75V \times 5A \times (65ns + 65ns) \times 750kHz = 0.366W$$
(29)

9.2.1.2.6 Bootstrap Capacitor Selection

A capacitor must be connected between the BOOT and SW pins for proper operation. This capacitor provides the instantaneous charge and gate drive voltage needed to turn on the high-side FET. TI recommends a ceramic with X5R or better grade dielectric. Use Equation 30 to calculate the minimum bootstrap capacitance to limit the BOOT capacitor ripple voltage to 250 mV. In this example with the selected high-side FET, the minimum calculated capacitance is $0.042~\mu F$ and a $0.1-\mu F$ capacitor is used. The capacitor should have a 10-V or higher voltage rating.

$$C_{BOOT} = \frac{Qg_{HS}}{\Delta V_{BOOT}} = \frac{5nC}{250mV} = 0.042\mu F$$
 (30)

9.2.1.2.7 VCC Capacitor

An X5R or better grade ceramic bypass capacitor is required for the internal VCC regulator at the VCC pin with a recommended range of 0.47 to 10 μ F. This example uses a capacitance of 4.7 μ F. The capacitor should have a 10-V or higher voltage rating.



9.2.1.2.8 Input Capacitor

The TPS4306x requires a high-quality $0.1~\mu F$ or higher ceramic-type X5R or X7R bypass capacitor at the VIN pin for proper decoupling. Based on the application requirements, additional bulk capacitance may be needed to meet input voltage ripple and/or transient requirements. The minimum capacitance for a specified input voltage ripple is calculated using Equation 31. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the RMS current calculated with Equation 32. If ceramic input capacitors are used, they should be a high-quality ceramic, type X5R or X7R.

For this example design, the capacitors must be rated for at least 12 V to support the maximum input voltage. Designing for a 45-mV input voltage ripple (0.5% the nominal input voltage), the minimum input capacitance is 10.8 μ F. The input capacitor must also be rated for 0.42 A RMS current. The capacitors selected are 2 × 10- μ F, 25-V ceramic capacitors with 5 m Ω of ESR. The estimated voltage derated total capacitance is 15 μ F.

$$C_{IN} > \frac{I_{RIPPLE}}{4 \times f_{SW} \times V_{INRIPPLE}} = \frac{1.46A}{4 \times 750kHz \times 0.045V} = 10.8\mu F$$
 (31)

$$I_{CIN}rms = \frac{I_{RIPPLE}}{\sqrt{12}} = \frac{1.46A}{\sqrt{12}} = 0.42A \tag{32}$$

9.2.1.2.9 Output Voltage and Feedback Resistors Selection

The voltage divider of R8 and R9 sets the output voltage. To balance power dissipation and noise sensitivity, R9 should be selected between 10 and 100 k Ω . For the example design, 11 k Ω was selected for R9. Using Equation 33, R8 is calculated as 124.2 k Ω . The nearest standard 1% resistor 124 k Ω is used.

$$R_{HS} = R_{LS} \times \frac{V_{OUT} - V_{FB}}{V_{FB}} = 11.0 k\Omega \times \frac{15V - 1.22V}{1.22V} = 124.2 k\Omega$$

where

9.2.1.2.10 Setting the Soft-Start Time

The soft-start capacitor determines the amount of time allowed for the output voltage to reach its nominal programmed value during power-up. This is especially useful if a load requires a controlled voltage slew rate. A controlled start-up time is necessary with large output capacitance to limit the current into the capacitor during start-up. Large input currents charging the output capacitors during start-up could trigger the current limit. Excessive current draw from the input power supply may also cause the input voltage rail to sag. The soft-start capacitor can be sized to limit in-rush current or output voltage overshoot during startup. Use Equation 34 to calculate the required capacitor for a desired soft-start time. In this example application for a desired soft-start time of 20 ms, a 0.082-µF capacitance is calculated, and the nearest standard value of 0.1-µF capacitor is chosen.

$$C_{SS} = \frac{t_{SS} \times I_{SS}}{V_{REF}} = \frac{20ms \times 5\mu A}{1.22V} = 0.082\mu F$$
(34)

9.2.1.2.11 UVLO Set Point

The UVLO can be adjusted using an external voltage divider connected to the EN pin of the TPS4306x. The UVLO has two thresholds, one for power-up when the input voltage is rising and one for power-down or brown outs when the input voltage is falling. The necessary voltage divider resistors are calculated with Equation 35 and Equation 36. If the application does not require an adjustable UVLO, the EN pin can be left floating or tied to the VIN pin.

For the example design, the supply should start switching when the input voltage increases to 5.34 V (V_{START}). After start-up, it should continue to operate until the input voltage falls to 4.3 V (V_{STOP}). To produce the desired start and stop voltages, this example uses resistor divider values R3 = 221 k Ω between VIN and EN and a R4 = 59 k Ω between EN and GND.



$$R_{UVLO_H} = \frac{V_{START} \times \left(\frac{V_{EN_DIS}}{V_{EN_ON}}\right) - V_{STOP}}{I_{EN_pus} \times \left(1 - \frac{V_{EN_DIS}}{V_{EN_ON}}\right) + I_{EN_hys}} = \frac{5.34V \times \left(\frac{1.14V}{1.21V}\right) - 4.3V}{1.8\mu A \times \left(1 - \frac{1.14V}{1.21V}\right) + 3.2\mu A} = 221.26k\Omega$$

$$R_{UVLO_L} = \frac{R_{UVLO_H} \times V_{EN_DIS}}{V_{STOP} - V_{EN_DIS} + R_{UVLO_H} \times \left(I_{EN_pup} + I_{EN_hys}\right)} = \frac{221k\Omega \times 1.14V}{4.3V - 1.14V + 221k\Omega \times \left(1.8\mu A + 3.2\mu A\right)}$$

$$= 59k\Omega$$
(35)

9.2.1.2.12 Power Good Resistor Selection

The PGOOD pin is an open-drain output requiring a pullup resistor connected to a voltage supply of no more than 8 V. TI recommends a value between 10 and 100 k Ω . If the Power Good indicator feature is not needed, this pin can be grounded or left floating.

9.2.1.2.13 Control Loop Compensation

There are several methods to design compensation for DC-DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation internal to the device. Because the slope compensation is ignored, the actual crossover frequency will be lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and ESR zero of the output capacitor. In this simplified model, the DC gain (Adc), modulator pole ($f_{\rm Pmod}$), and the ESR zero ($f_{\rm Zmod}$) are calculated with Equation 37 to Equation 39. Use the derated value of $C_{\rm OUT}$, which is 22 μ F in this example. In a boost topology, the maximum crossover frequency is typically limited by the RHPZ. The RHPZ can be estimated with Equation 40. The compensation design should be done at the minimum input voltage when the RHPZ is at the lowest frequency. The crossover frequency should also be limited to less than 1/5 of the switching frequency. Equation 41 and Equation 42 are used to calculate the maximum recommended crossover frequency. For this example design, Adc = 11.3 V/V, $f_{\rm Pmod}$ = 0.97 kHz, $f_{\rm Zmod}$ = 1.45 MHz, $f_{\rm RHPZ}$ = 57.9 kHz, $f_{\rm CO1}$ = 14.5 kHz, and $f_{\rm CO2}$ = 150 kHz. The target $f_{\rm CO}$ is 14.5 kHz.

$$Adc = \frac{3}{40} \times \frac{V_{IN} \min}{2 \times R_{SENSE} \times I_{OUT}} = \frac{3}{40} \times \frac{6V}{2 \times 10m\Omega \times 2A} = 11.3 \frac{V}{V}$$
(37)

$$f_{P \,\text{mod}} = \frac{1}{2\pi \times \frac{V_{OUT}}{I_{OUT}} \times C_{OUT}} = \frac{1}{2\pi \times \frac{15V}{2A} \times 22\mu F} = 0.97kHz$$
(38)

$$f_{Z \bmod} = \frac{1}{2\pi \times ESR \times C_{OUT}} = \frac{1}{2\pi \times 5m\Omega \times 22\mu F} = 1.45MHz$$
(39)

$$f_{RHPZ} = \frac{\frac{V_{OUT}}{I_{OUT}}}{2\pi \times L} \times \left(\frac{V_{IN}}{V_{OUT}}\right)^2 = \frac{\frac{15V}{2A}}{2\pi \times 3.3\mu H} \times \left(\frac{6V}{15V}\right)^2 = 57.9kHz$$
(40)

$$fco1 < \frac{f_{RHPZ}}{4} = \frac{57.9kHz}{4} = 14.5kHz$$
 (41)

$$fco2 < \frac{f_{SW}}{5} = \frac{750kHz}{5} = 150kHz \tag{42}$$

The compensation components can now be calculated. A resistor in series with a capacitor creates a compensating zero. A capacitor in parallel to these two components can be added to form a compensating pole. Use Equation 43 to determine the compensation resistor (R7). R7 is calculated to be 7.45 k Ω and a standard 1% value of 7.5 k Ω is selected. Use Equation 44 to set the compensation zero to 1/10 the target crossover frequency. C9 is calculated at 0.0147 μ F and a standard value of 0.015 μ F is used.



$$R7 = R_{COMP} = \frac{40}{3} \times \frac{2\pi \times C_{OUT} \times R_{SENSE} \times V_{OUT} \times \textit{fco} \times (R_{SH} + R_{SL})}{R_{SL} \times V_{IN} \, \text{min} \times \text{Gea}}$$

$$=\frac{40}{3}\times\frac{2\pi\times22\mu\text{F}\times10\text{m}\Omega\times15\text{V}\times14.5\text{kHz}\times\left(124\text{k}\Omega+11\text{k}\Omega\right)}{11\text{k}\Omega\times6\text{V}\times1100\frac{\mu\text{A}}{\text{V}}}=7.45\text{k}\Omega\tag{43}$$

$$C9 = C_{COMP} = \frac{1}{2\pi \times \frac{fco}{10} \times R_{COMP}} = \frac{1}{2\pi \times \frac{14.5kHz}{10} \times 7.50k\Omega} = 0.0147\mu F$$
(43)

A compensation pole can be implemented, if desired, with capacitor C8 in parallel with the series combination of R7 and C9. Use the larger value calculated from Equation 45 and Equation 46. The selected value of C8 is 150 pF for this example.

$$C_{HF} = \frac{C_{OUT} \times ESR}{R_{COMP}} = \frac{22\mu F \times 5m\Omega}{7.50k\Omega} = 14.7 \, pF \tag{45}$$

$$C_{HF} = \frac{1}{20\pi \times fco \times R_{COMP}} = \frac{1}{20\pi \times 14.5kHz \times 7.50k\Omega} = 150pF$$
(46)

9.2.1.2.14 DCM, Pulse-Skip Mode, and No-Load Input Current

The reverse current sensing of the TPS4306x allows the power supply to operate in DCM at light loads for higher efficiency. The supply enters DCM when the inductor current ramps to 0 at the end of a PWM cycle and the reverse current sense turns off the high-side FET for the remainder of the cycle. In DCM, the duty cycle is a function of the load, input and output voltages, inductance, and switching frequency as computed in Equation 47. The load current at which the inductor current falls to 0 and the converter enters DCM can be calculated using Equation 48. Additionally, after the converter enters DCM, decreasing the load further reduces the duty cycle. If the DCM on-time reaches the minimum on-time of the TPS4306x, the converter begins pulse skipping to maintain output voltage regulation. Pulse skipping can increase the output voltage ripple.

In this example with the 9-V nominal input voltage, the estimated load current where the converter enters DCM operation is 0.44 A. The measured boundary is 0.36 A. In most designs, the converter enters DCM at lower load currents because Equation 48 does not account for the efficiency losses. The design example power supply enters pulse-skip mode when the output current is lower than 12 mA and the input current draw is 1.3 mA with no load.

$$D = \frac{\sqrt{2 \times (V_{OUT} - V_{IN}) \times L \times I_{OUT} \times f_{SW}}}{V_{IN}}$$
(47)


$$I_{OUT}crit = \frac{(V_{OUT} - V_{IN}) \times V_{IN}^{2}}{2 \times V_{OUT}^{2} \times f_{SW} \times L} = \frac{(15V - 9V) \times 9V^{2}}{2 \times 15V^{2} \times 750kHz \times 3.3\mu H} = 0.44A$$
(48)

Submit Documentation Feedback


Copyright © 2012–2014, Texas Instruments Incorporated



9.2.1.3 Application Curves







Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



9.2.2 High-Efficiency 40-V Synchronous Boost Converter Typical Application Using TPS43060




Figure 34. High Voltage Synchronous Boost Converter Using TPS43060

Copyright © 2012–2014, Texas Instruments Incorporated



9.2.2.1 Design Requirements

The design requirements and procedure of TPS43061 is also applicable to the TPS43060; however, several differences should be noted. Unlike the TPS43061, which has a 5.5-V gate drive supply and is optimized for low Q_g NexFETs, the TPS43060 has a 7.5-V gate drive supply and is suitable to drive standard threshold MOSFETs. The TPS43060 requires an external bootstrap diode (D1 as shown in Figure 34) from VCC to BOOT to charge the bootstrap capacitor, and the external diode should have a breakdown voltage rating greater than the output voltage. In addition, the TPS43060 also requires a 2- Ω resistor (R19 shown in Figure 34) connected in series with the VCC pin to limit the peak current drawn through the internal circuitry when the external bootstrap diode is conducting.

See Synchronous Boost Converter Typical Application Using TPS43061 for more application details.

9.2.2.2 Detailed Design Procedure

See Synchronous Boost Converter Typical Application Using TPS43061 for more application details.

9.2.2.3 Application Curve




Figure 35. Efficiency of High Voltage Boost Converter Using TPS43060



10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4.5 and 38 V. This input supply should be well regulated. It is important to remember a boost topology requires an input current greater than the output current. The power supply must then be capable of supporting a current approximately equal to IOUT \times VOUT / (VIN). If the input supply is located more than a few inches from the TPS4306x converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 μ F is a typical choice.

11 Layout


11.1 Layout Guidelines

Layout is a critical portion of a good power converter design. Several signal paths that conduct fast changing currents or voltages can interact with stray inductance or parasitic capacitance to generate noise or degrade performance. Guidelines are as follows, and the EVM layouts can be used as a reference.

- The high-speed switching current path includes the high-side FET, low-side FET, and output capacitors. This is a critical loop to minimize in order to reduce noise and achieve best performance.
- Components connected to noise-sensitive circuitry should be located as close to the TPS4306x as possible, and be connected the AGND pin. This includes components connected to FB, COMP, SS, and RT/CLK pins.
- The PowerPAD should be connected to the quiet analog ground for the AGND pin to limit internal noise. For thermal performance, multiple vias directly under the device should be used to connect to any internal ground planes.
- Components in the power conversion path should be connected to the PGND. This includes the bulk input capacitors, output capacitors, low-side FET, and EN UVLO resistors.
- A single connection must connect the quiet AGND to the noisy PGND near the PGND pin.
- The low-ESR ceramic bypass capacitor for the VIN pin should be connected to the quiet AGND as close as possible to the TPS4306x.
- The distance between the inductor, low-side FET, and high-side FET should be minimized to reduce noise. This connection is the high-speed switching voltage node.
- The high-side and low-side FETs should be placed close to the device to limit the trace length required for the HDRV and LDRV gate drive signals.
- The bypass capacitor between the ISNS+ and ISNS- pins should be placed next to the TPS4306x. Minimize the distance between the device and the sense resistors.



11.2 Layout Example



NOTE

 D_{BOOT} and R_{VCC} are only required if using the TPS43060.

11.3 Thermal Considerations

The TPS4306x junction temperature should not exceed 150°C under normal operating conditions. This restriction limits the power dissipation of the device. Power dissipation of the controller includes gate drive power loss and bias power loss of the internal VCC regulator. The TPS4306x is packaged in a thermally-enhanced WQFN package, which includes a PowerPAD that improves the thermal capabilities. The thermal resistance of the WQFN package depends on the PCB layout and the PowerPAD connection. As mentioned in the layout considerations, the PowerPAD must be soldered to the analog ground on the PCB with thermal vias underneath the PowerPAD to achieve good thermal performance.

For best thermal performance, PCB copper area should be sized to improve thermal capabilities of the components in the power path dissipating the most power. This includes the sense resistors, inductor, low-side FET, and high-side FET. Follow the manufacturer guidelines for the selected external FETs.

Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS43060	Click here	Click here	Click here	Click here	Click here
TPS43061	Click here	Click here	Click here	Click here	Click here

12.3 Trademarks

NexFET, PowerPAD are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS43060RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	43060	Samples
TPS43060RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	43060	Samples
TPS43061RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	43061	Samples
TPS43061RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	43061	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS43060RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS43060RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS43061RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS43061RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 26-Oct-2017




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS43060RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS43060RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS43061RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
TPS43061RTET	WQFN	RTE	16	250	210.0	185.0	35.0

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



RTE (S-PWQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-7/U 08/15

NOTE: A. All linear dimensions are in millimeters



RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated