



# NuMicro™ Family

## NUC123 Series

### Product Brief

*The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.*

*Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.*

*All data and specifications are subject to change without notice.*

*For additional information or questions, please contact: Nuvoton Technology Corporation.*

[www.nuvoton.com](http://www.nuvoton.com)

**TABLE OF CONTENTS**

TABLE OF CONTENTS .....	2
LIST OF FIGURES .....	4
LIST OF TABLES .....	5
1 GENERAL DESCRIPTION .....	6
2 FEATURES .....	7
2.1 NuMicro™ NUC123 Features.....	7
3 PARTS INFORMATION LIST AND PIN CONFIGURATION .....	11
3.1 NuMicro™ NUC123xxxANx Selection Guide .....	11
3.1.1 NuMicro™ NUC123 Selection Guide .....	11
3.2 Pin Configuration .....	13
3.2.1 NuMicro™ NUC123 Pin Diagram.....	13
4 BLOCK DIAGRAM .....	16
4.1 NuMicro™ NUC123 Block Diagram .....	16
4.1.1 NuMicro™ NUC123 Block Diagram .....	16
5 ELECTRICAL CHARACTERISTICS.....	17
5.1 Absolute Maximum Ratings .....	17
5.2 DC Electrical Characteristics .....	18
5.2.1 NuMicro™ NUC123 DC Electrical Characteristics .....	18
5.3 AC Electrical Characteristics .....	23
5.3.1 External 4~24 MHz High Speed Oscillator .....	23
5.3.2 External 4~24 MHz High Speed Crystal .....	23
5.3.3 Internal 22.1184 MHz High Speed Oscillator.....	25
5.3.4 Internal 10 kHz Low Speed Oscillator.....	25
5.4 Analog Characteristics .....	26
5.4.1 10-bit SARADC Specifications .....	26



5.4.2	LDO and Power Management Specifications .....	27
5.4.3	Low Voltage Reset Specifications .....	27
5.4.4	Brown-out Detector Specifications .....	28
5.4.5	Power-On Reset (5V) Specifications .....	28
5.4.6	USB PHY Specifications.....	29
5.5	SPI Dynamic Characteristics .....	30
5.6	Flash DC Electrical Characteristics .....	31
6	PACKAGE DIMENSIONS .....	33
6.1	64L LQFP (7x7x1.4 mm footprint 2.0 mm) .....	33
6.2	48L LQFP (7x7x1.4 mm footprint 2.0 mm) .....	34
6.3	33L QFN (5x5x0.8 mm) .....	35
7	REVISION HISTORY .....	36



## ***List of Figures***

Figure 3-1 NuMicro™ NUC123 Series Selection Code .....	12
Figure 3-2 NuMicro™ NUC123SxxANx LQFP 64-pin Assignment .....	13
Figure 3-3 NuMicro™ NUC123LxxANx LQFP 48-pin Assignment.....	14
Figure 3-4 NuMicro™ NUC123ZxxANx QFN 33-pin Assignment .....	15
Figure 4-1 NuMicro™ NUC123 Block Diagram .....	16
Figure 7-1 Typical Crystal Application Circuit .....	24
Figure 7-2 SPI Master Dynamic Characteristics Timing .....	31
Figure 7-3 SPI Slave Dynamic Characteristics Timing .....	31



***List of Tables***

Table 1-1 Connectivity Support Table.....	6
---	---



## 1 GENERAL DESCRIPTION

The NuMicro™ NUC123 series 32-bit microcontrollers are embedded with Cortex™-M0 core running up to 72 MHz, up to 36K/68K-byte embedded flash, 12K/20K-byte embedded SRAM, and 4K-byte loader ROM for the ISP. It also integrates Timers, Watchdog Timer, Windowed Watchdog Timer, PDMA with CRC calculation unit, UART, SPI/MICROWIRE, I<sup>2</sup>C, I<sup>2</sup>S, PWM Timer, GPIO, PS/2, USB 2.0 FS Device, 10-bit ADC, Low Voltage Reset Controller and Brown-out Detector.

Product Line	UART	SPI	I <sup>2</sup> C	USB	LIN	CAN	PS/2	I <sup>2</sup> S
NUC123	•	•	•	•	-	-	•	•

Table 1-1 Connectivity Support Table



## 2 FEATURES

### 2.1 NuMicro™ NUC123 Features

#### Core

- ARM® Cortex™-M0 core runs up to 72 MHz
- One 24-bit system timer
- Supports low power sleep mode
- Single-cycle 32-bit hardware multiplier
- NVIC for the 32 interrupt inputs, each with 4-levels of priority
- Supports Serial Wire Debug with 2 watchpoints/4 breakpoints

Built-in LDO for wide operating voltage ranges from 2.5 V to 5.5 V

#### Flash Memory

- 36K/68K bytes Flash for program code
- 4KB flash for ISP loader
- Supports In-system program (ISP) application code update
- 512 byte page erase for flash
- Configurable data flash address and size for both 36KB and 68KB system
- Supports 2 wire ICP update through SWD/ICE interface
- Supports fast parallel programming mode by external programmer

#### SRAM Memory

- 12K/20K bytes embedded SRAM
- Supports PDMA mode

#### PDMA (Peripheral DMA)

- Supports 6 channels PDMA for automatic data transfer between SRAM and peripherals such as SPI, UART, I<sup>2</sup>S, USB 2.0 FS device, PWM and ADC
- Supports CRC calculation with four common polynomials, CRC-CCITT, CRC-8, CRC-16 and CRC-32

#### Clock Control

- Flexible selection for different applications
- Built-in 22.1184 MHz high speed oscillator (Trimmed to 1%) for system operation, and low power 10 kHz low speed oscillator for watchdog and wake-up operation
- Supports one PLL, up to 144 MHz, for high performance system operation
- External 4~24 MHz high speed crystal input for precise timing operation

#### GPIO

- Four I/O modes:
  - ◆ Quasi bi-direction
  - ◆ Push-Pull output
  - ◆ Open-Drain output
  - ◆ Input only with high impedance
- TTL/Schmitt trigger input selectable



- I/O pin configured as interrupt source with edge/level setting
- Supports High Driver and High Sink IO mode

#### Timer

- Supports 4 sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each timer
- Provides One-shot, Periodic, Toggle and Continuous Counting Operation modes
- Supports event counting function

#### Watchdog/Windowed-Watchdog Timer

- Multiple clock sources
- 8 selectable time out period from 1.6 ms ~ 26.0 sec (depending on clock source)
- Wake-up from Power-down or Idle mode
- Interrupt or reset selectable on watchdog timer time-out
- Interrupt on windowed-watchdog timer time-out
- Reset on windowed-watchdog timer time out or reload in an unexpected time window

#### PWM/Capture

- Up to two built-in 16-bit PWM generators provide four PWM outputs or two complementary paired PWM outputs
- Each PWM generator equipped with one clock source selector, one clock divider, one 8-bit prescaler and one dead-zone generator for complementary paired PWM
- Up to four 16-bit digital Capture timers (shared with PWM timers) providing four rising/falling capture inputs
- Supports capture interrupt

#### UART

- Up to two UART controllers
- UART ports with flow control (TXD, RXD, CTS and RTS)
- UART0/1 with 16-byte FIFO for standard device
- Supports IrDA (SIR) function
- Supports RS-485 9-bit mode and direction control
- Programmable baud-rate generator up to 1/16 system clock
- Supports PDMA mode

#### SPI

- Up to three sets of SPI controller
- Master up to 32 MHz, and Slave up to 16 MHz (chip working at 3.3V)
- Supports SPI master/Slave mode
- Full duplex synchronous serial data transfer
- Variable length of transfer data from 8 to 32 bits
- MSB or LSB first data transfer
- Two slave/device select lines when it is selected as the master, and one slave/device select line when it is selected as the slave
- Supports Byte Suspend mode in 16/24/32-bit transmission
- Supports PDMA mode

#### I<sup>2</sup>C

- Up to two sets of I<sup>2</sup>C device



- Master/Slave mode
- Bidirectional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
- Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
- Programmable clocks allow versatile rate control
- Supports multiple address recognition (four slave address with mask option)
- Supports wake-up by address recognition (for 1st slave address only)

## I<sup>2</sup>S

- Interface with external audio CODEC
- Operate as either master or Slave mode
- Capable of handling 8-, 16-, 24- and 32-bit word sizes
- Supports Mono and stereo audio data
- Supports I<sup>2</sup>S and MSB justified data format
- Provides two 8 word FIFO data buffers, one for transmitting and the other for receiving
- Generates interrupt requests when buffer levels cross a programmable boundary
- Supports two DMA requests, one for transmitting and the other for receiving

## PS/2 Device Controller

- Host communication inhibit and request to send detection
- Reception frame error detection
- Programmable 1 to 16 bytes transmit buffer to reduce CPU intervention
- Double buffer for data reception
- S/W override bus

## USB 2.0 Full-Speed Device

- One set of USB 2.0 FS Device 12Mbps
- On-chip USB Transceiver
- Provides 1 interrupt source with 4 interrupt events
- Supports Control, Bulk In/Out, Interrupt and Isochronous transfers
- Auto suspend function when no bus signaling for 3 ms
- Provides 8 programmable endpoints
- Includes 512 bytes internal SRAM as USB buffer
- Provides remote wake-up capability

## ADC

- 10-bit SAR ADC with 150K SPS
- Up to 8-ch single-end input
- Single scan/single cycle scan/continuous scan
- Each channel with individual result register
- Scan on enabled channels
- Threshold voltage detection
- Conversion start by software programming or external input
- Supports PDMA mode



## Brown-out detector

- With 4 levels: 4.4 V/3.7 V/2.7 V/2.2 V
- Supports Brown-out Interrupt and Reset option

## Low Voltage Reset

- Threshold voltage levels: 2.0 V

## One built-in LDO

Operating Temperature: -40°C~85°C

## Packages:

- All Green package (RoHS)
- LQFP 64-pin
- LQFP 48-pin
- QFN 33-pin



### 3 PARTS INFORMATION LIST AND PIN CONFIGURATION

#### 3.1 NuMicro™ NUC123xxxANx Selection Guide

##### 3.1.1 NuMicro™ NUC123 Selection Guide

Part number	Flash	SRAM	ISP ROM	I/O	Timer	Connectivity						I <sup>2</sup> S	Comp.	PWM	ADC	RTC	EBI	ISP ICP IAP	Package
						UART	SPI	I <sup>2</sup> C	USB	LIN	PS/2								
NUC123ZD4AN0	68 KB	20 KB	4 KB	Up to 20	4x32-bit	1	3	1	1	-	-	1	-	2	-	-	-	v	QFN33
NUC123ZC2AN1	36 KB	12 KB	4 KB	up to 20	4x32-bit	1	3	1	1	-	-	1	-	2	-	-	-	v	QFN33
NUC123LD4AN0	68 KB	20 KB	4 KB	up to 36	4x32-bit	2	3	2	1	-	1	1	-	4	8x10-bit	-	-	v	LQFP48
NUC123LC2AN1	36 KB	12 KB	4 KB	up to 36	4x32-bit	2	3	2	1	-	1	1	-	4	8x10-bit	-	-	v	LQFP48
NUC123SD4AN0	68 KB	20 KB	4 KB	up to 47	4x32-bit	2	3	2	1	-	1	1	-	4	8x10-bit	-	-	v	LQFP64
NUC123SC2AN1	36 KB	12 KB	4 KB	up to 47	4x32-bit	2	3	2	1	-	1	1	-	4	8x10-bit	-	-	v	LQFP64




Figure 3-1 NuMicro™ NUC123 Series Selection Code



## 3.2 Pin Configuration

### 3.2.1 NuMicro™ NUC123 Pin Diagram

#### 3.2.1.1 NuMicro™ NUC123SxxANx LQFP 64 pin




Figure 3-2 NuMicro™ NUC123SxxANx LQFP 64-pin Assignment



## 3.2.1.2 NuMicro™ NUC123LxxANx LQFP 48 pin




Figure 3-3 NuMicro™ NUC123LxxANx LQFP 48-pin Assignment



## 3.2.1.3 NuMicro™ NUC123ZxxANx QFN 33 pin




Figure 3-4 NuMicro™ NUC123ZxxANx QFN 33-pin Assignment



## 4 BLOCK DIAGRAM

### 4.1 NuMicro™ NUC123 Block Diagram

#### 4.1.1 NuMicro™ NUC123 Block Diagram




Figure 4-1 NuMicro™ NUC123 Block Diagram



## 5 ELECTRICAL CHARACTERISTICS

### 5.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	$V_{DD}-V_{SS}$	-0.3	+7.0	V
Input Voltage	$V_{IN}$	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V
Oscillator Frequency	$1/t_{CLCL}$	4	24	MHz
Operating Temperature	TA	-40	+85	°C
Storage Temperature	TST	-55	+150	°C
Maximum Current into VDD		-	120	mA
Maximum Current out of VSS			120	mA
Maximum Current sunk by an I/O pin			35	mA
Maximum Current sourced by an I/O pin			35	mA
Maximum Current sunk by total I/O pins			100	mA
Maximum Current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life and reliability of the device.



## 5.2 DC Electrical Characteristics

### 5.2.1 NuMicro™ NUC123 DC Electrical Characteristics

( $V_{DD} - V_{SS} = 5.5$  V,  $TA = 25^\circ\text{C}$ ,  $\text{FOSC} = 72$  MHz unless otherwise specified.)

PARAMETER	SYM	SPECIFICATIONS				TEST CONDITIONS
		MIN	TYP	MAX	UNIT	
Operation voltage	$V_{DD}$	2.5		5.5	V	$V_{DD} = 2.5\text{V} \sim 5.5\text{V}$ up to 72 MHz
VDD rise rate to ensure internal operation correctly	$V_{RISE}$	0.05			V/ms	
Power ground	$V_{SS}$ $AV_{SS}$	-0.3			V	
LDO output voltage	$V_{LDO}$	1.62	1.8	1.98	V	$V_{DD} > 2.5\text{V}$
Analog operating voltage	$AV_{DD}$	0	$V_{DD}$		V	When system used analog function, please refer to chapter 7.4 for corresponding analog operating voltage
Operating current Normal Run mode at 72 MHz	$I_{DD1}$		36		mA	$V_{DD} = 5.5\text{V}$ at 72 MHz, All IP and PLL Enabled, XTAL = 12 MHz
	$I_{DD2}$		21		mA	$V_{DD} = 5.5\text{V}$ at 72 MHz, All IP Disabled and PLL Enabled, XTAL = 12 MHz
	$I_{DD3}$		35		mA	$V_{DD} = 3\text{V}$ at 72 MHz, All IP and PLL enabled, XTAL = 12 MHz
	$I_{DD4}$		20		mA	$V_{DD} = 3\text{V}$ at 72 MHz, All IP Disabled and PLL Enabled, XTAL = 12 MHz
Operating current Normal Run mode at 12 MHz	$I_{DD5}$		7		mA	$V_{DD} = 5.5\text{V}$ at 12 MHz, All IP Enabled and PLL Disabled, XTAL = 12 MHz
	$I_{DD6}$		4		mA	$V_{DD} = 5.5\text{V}$ at 12 MHz, All IP and PLL Disabled, XTAL = 12 MHz



PARAMETER	SYM	SPECIFICATIONS				TEST CONDITIONS
		MIN	TYP	MAX	UNIT	
Operating current Normal Run mode at 4 MHz	I <sub>DD7</sub>		6		mA	V <sub>DD</sub> = 3V at 12 MHz, All IP Enabled and PLL Disabled, XTAL = 12 MHz
	I <sub>DD8</sub>		3		mA	V <sub>DD</sub> = 3V at 12 MHz, All IP and PLL Disabled, XTAL = 12 MHz
Operating current Normal Run mode at 4 MHz	I <sub>DD9</sub>		4		mA	V <sub>DD</sub> = 5V at 4 MHz, All IP Enabled and PLL Disabled, XTAL = 4 MHz
	I <sub>DD10</sub>		3		mA	V <sub>DD</sub> = 5V at 4 MHz, All IP and PLL Disabled, XTAL = 4 MHz
	I <sub>DD11</sub>		4		mA	V <sub>DD</sub> = 3V at 4 MHz, All IP Enabled and PLL Disabled, XTAL = 4 MHz
	I <sub>DD12</sub>		2		mA	V <sub>DD</sub> = 3V at 4 MHz, All IP and PLL Disabled, XTAL = 4 MHz
Operating current Idle mode at 72 MHz	I <sub>IDLE1</sub>		29		mA	V <sub>DD</sub> = 5.5V at 72 MHz, All IP and PLL Enabled, XTAL = 12 MHz
	I <sub>IDLE2</sub>		14		mA	V <sub>DD</sub> = 5.5V at 72 MHz, All IP Disabled and PLL Enabled, XTAL = 12 MHz
	I <sub>IDLE3</sub>		28		mA	V <sub>DD</sub> = 3V at 72 MHz, All IP and PLL Enabled, XTAL = 12 MHz
	I <sub>IDLE4</sub>		13		mA	V <sub>DD</sub> = 3V at 72 MHz, All IP Disabled and PLL Enabled, XTAL=12 MHz
Operating current Idle mode at 12 MHz	I <sub>IDLE5</sub>		6		mA	V <sub>DD</sub> = 5.5V at 12 MHz, All IP Enabled and PLL Disabled, XTAL = 12 MHz
	I <sub>IDLE6</sub>		3		mA	V <sub>DD</sub> = 5.5V at 12 MHz, All IP and PLL Disabled, XTAL = 12 MHz



PARAMETER	SYM	SPECIFICATIONS				TEST CONDITIONS
		MIN	TYP	MAX	UNIT	
	I <sub>IDLE7</sub>		5		mA	V <sub>DD</sub> = 3V at 12 MHz, All IP Enabled and PLL Disabled, XTAL = 12 MHz
	I <sub>IDLE8</sub>		2		mA	V <sub>DD</sub> = 3 V at 12 MHz, All IP and PLL Disabled, XTAL = 12 MHz
Operating current Idle mode at 4 MHz	I <sub>IDLE9</sub>		3		mA	V <sub>DD</sub> = 5V at 4 MHz, All IP Enabled and PLL Disabled, XTAL = 4 MHz
	I <sub>IDLE10</sub>		2		mA	V <sub>DD</sub> = 5V at 4 MHz, All IP and PLL Disabled, XTAL = 4 MHz
	I <sub>IDLE11</sub>		2		mA	V <sub>DD</sub> = 3V at 4 MHz, All IP Enabled and PLL Disabled, XTAL = 4 MHz
	I <sub>IDLE12</sub>		1		mA	V <sub>DD</sub> = 3V at 4 MHz, All IP and PLL Disabled, XTAL = 4 MHz
Operating current Idle mode at 10 kHz	I <sub>IDLE5</sub>		131		uA	V <sub>DD</sub> = 5.5V at 10 kHz, All IP Enabled and PLL Disabled, LIRC 10 kHz Enabled
	I <sub>IDLE6</sub>		129		uA	V <sub>DD</sub> = 5.5V at 10 kHz, All IP and PLL Disabled, LIRC 10 kHz Enabled
	I <sub>IDLE7</sub>		125		uA	V <sub>DD</sub> = 3V at 10 kHz, All IP Enabled and PLL Disabled, LIRC 10 kHz Enabled
	I <sub>IDLE8</sub>		124		uA	V <sub>DD</sub> = 3 V at 10 kHz, All IP and PLL Disabled, LIRC 10 kHz Enabled
Standby current Power-down mode	I <sub>PWD1</sub>		12		μA	V <sub>DD</sub> = 5.5V, No load when BOV function Disabled
	I <sub>PWD2</sub>		9		μA	V <sub>DD</sub> = 3.3V, No load when BOV function Disabled
Input Current PA, PB, PC, PD, PE, PF (Quasi- bidirectional mode)	I <sub>IN1</sub>		-64		μA	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> = 0V or V <sub>IN</sub> = V <sub>DD</sub>



PARAMETER	SYM	SPECIFICATIONS				TEST CONDITIONS
		MIN	TYP	MAX	UNIT	
Input Current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μA	V <sub>DD</sub> = 3.3V, V <sub>IN</sub> = 0.45V
Input Leakage Current PA, PB, PC, PD, PE, PF	I <sub>LK</sub>	-2	-	+2	μA	V <sub>DD</sub> = 5.5V, 0 < V <sub>IN</sub> < V <sub>DD</sub>
Logic 1 to 0 Transition Current PA~PF (Quasi-bidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	μA	V <sub>DD</sub> = 5.5V, V <sub>IN</sub> < 2.0V
Input Low Voltage PA, PB, PC, PD, PE, PF (TTL input)	V <sub>IL1</sub>	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5V
		-0.3	-	0.6		V <sub>DD</sub> = 2.5V
Input High Voltage PA, PB, PC, PD, PE, PF (TTL input)	V <sub>IH1</sub>	2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		1.5	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V
Input Low Voltage PA, PB, PC, PD, PE, PF (Schmitt input)	V <sub>IL2</sub>	-0.5	-	0.35 V <sub>DD</sub>	V	
Input High Voltage PA, PB, PC, PD, PE, PF (Schmitt input)	V <sub>IH2</sub>	0.65 V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	V	
Hysteresis voltage of PA~PE (Schmitt input)	V <sub>HY</sub>		0.2 V <sub>DD</sub>		V	
Input Low Voltage XT1 <sup>[*2]</sup>	V <sub>IL3</sub>	0	-	0.8	V	V <sub>DD</sub> = 4.5V
		0	-	0.4		V <sub>DD</sub> = 3.0V
Input High Voltage XT1 <sup>[*2]</sup>	V <sub>IH3</sub>	3.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
		2.4	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V
Negative going threshold (Schmitt input), /RESET	V <sub>ILS</sub>	-0.5	-	0.2 V <sub>DD</sub>	V	
Positive going threshold (Schmitt input), /RESET	V <sub>IHS</sub>	0.6 V <sub>DD</sub>	-	V <sub>DD</sub> +0.5	V	
Source Current PA, PB, PC, PD, PE, PF (Quasi-bidirectional Mode)	I <sub>SR11</sub>	-300	-370	-450	μA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 2.4V
	I <sub>SR12</sub>	-50	-70	-90	μA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 2.2V
	I <sub>SR12</sub>	-40	-60	-80	μA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 2.0V
Source Current PA, PB, PC, PD, PE, PF (Push-pull Mode)	I <sub>SR21</sub>	-20	-24	-28	mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 2.4V
	I <sub>SR22</sub>	-4	-6	-8	mA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 2.2V
	I <sub>SR22</sub>	-3	-5	-7	mA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 2.0V




PARAMETER	SYM	SPECIFICATIONS				TEST CONDITIONS
		MIN	TYP	MAX	UNIT	
Sink Current PA, PB, PC, PD, PE, PF (Quasi-bidirectional and Push-pull Mode)	I <sub>SK1</sub>	10	16	20	mA	V <sub>DD</sub> = 4.5V, V <sub>S</sub> = 0.45V
	I <sub>SK1</sub>	7	10	13	mA	V <sub>DD</sub> = 2.7V, V <sub>S</sub> = 0.45V
	I <sub>SK1</sub>	6	9	12	mA	V <sub>DD</sub> = 2.5V, V <sub>S</sub> = 0.45V
Brown-out voltage with BOV_VL [1:0] =00b	V <sub>BO2.2</sub>	2.1	2.2	2.3	V	
Brown-out voltage with BOV_VL [1:0] =01b	V <sub>BO2.7</sub>	2.6	2.7	2.8	V	
Brown-out voltage with BOV_VL [1:0] =10b	V <sub>BO3.8</sub>	3.7	3.8	3.9	V	
Brown-out voltage with BOV_VL [1:0] =11b	V <sub>BO4.5</sub>	4.4	4.5	4.6	V	
Hysteresis range of BOD voltage	V <sub>BH</sub>	30	-	150	mV	V <sub>DD</sub> = 2.5V - 5.5V

**Notes:**

1. /RESET pin is a Schmitt trigger input.
2. Crystal Input is a CMOS input.
3. Pins of PA, PB, PC, PD and PE can source a transition current when they are being externally driven from 1 to 0. In the condition of V<sub>DD</sub>=5.5 V, the transition current reaches its maximum value when V<sub>IN</sub> approximates to 2V.

### 5.3 AC Electrical Characteristics

#### 5.3.1 External 4~24 MHz High Speed Oscillator



Note: Duty cycle is 50%.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
tCHCX	Clock High Time		20	-	-	nS
tCLCX	Clock Low Time		20	-	-	nS
tCLCH	Clock Rise Time		-	-	10	nS
tCHCL	Clock Fall Time		-	-	10	nS

#### 5.3.2 External 4~24 MHz High Speed Crystal

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input clock frequency	External crystal	4	12	24	MHz
Temperature	-	-40	-	85	°C
VDD	-	2.5	5	5.5	V

##### 5.3.2.1 Typical Crystal Application Circuits

CRYSTAL	C1	C2	R
4 MHz ~ 24 MHz	without	without	without

**nuvoTon**




Figure 7-1 Typical Crystal Application Circuit



### 5.3.3 Internal 22.1184 MHz High Speed Oscillator

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	22.1184	-	MHz
Calibrated Internal Oscillator Frequency	+25°C; V <sub>DD</sub> = 5 V	-1	-	+1	%
	-40°C~+85°C; V <sub>DD</sub> = 2.5 V~5.5 V	-3	-	+3	%
Operation Current	V <sub>DD</sub> = 5 V	-	500	-	uA

### 5.3.4 Internal 10 kHz Low Speed Oscillator

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Supply voltage <sup>[1]</sup>	-	2.5	-	5.5	V
Center Frequency	-	-	10	-	kHz
Calibrated Internal Oscillator Frequency	+25°C; V <sub>DD</sub> = 5 V	-30	-	+30	%
	-40°C~+85°C; V <sub>DD</sub> =2.5 V~5.5 V	-50	-	+50	%

**Note:** Internal operation voltage comes from LDO.



## 5.4 Analog Characteristics

### 5.4.1 10-bit SARADC Specifications

PARAMETER	SYM	SPECIFICATIONS				TEST CONDITIONS
		MIN	TYP	MAX	UNIT	
Operating Voltage	$A_{VDD}$	2.7		5.5	V	$A_{VDD} = V_{DD}$
Operating Current	$I_{ADC}$			1.5	mA	$A_{VDD} = V_{DD} = 5V, F_{SPS} = 150K$
Resolution	$R_{ADC}$			10	bit	
Reference Voltage	$V_{REF}$		$A_{VDD}$		V	$V_{REF}$ Connected to $A_{VDD}$ in Chip
ADC input Voltage	$V_{IN}$	0		$A_{VDD}$	V	
Sampling Rate	$F_{SPS}$	150K			Hz	$V_{DD} = 5V, ADC$ Clock = 6MHz Free Running Conversion
Integral Non-linearity Error (INL)	INL			$\pm 1$	LSB	
Differential Non-linearity Error (DNL)	DNL			$\pm 1$	LSB	
Gain Error	$E_G$			$\pm 2$	LSB	
Offset Error	$E_{OFFSET}$		3		LSB	
Absolute Error	$E_{ABS}$		4		LSB	
ADC Clock Frequency	$F_{ADC}$	100K		6M	Hz	$V_{DD} = 5V$
Clock Cycle	$AD_{CYC}$	36			Cycle	
Bang-gap Voltage	$V_{BG}$	1.27	1.35	1.44	V	-40°C ~ +85°C



#### 5.4.2 LDO and Power Management Specifications

PARAMETER	MIN	TYP	MAX	UNIT	NOTE
Input Voltage	2.5	5	5.5	V	$V_{DD}$ input voltage
Output Voltage	1.62	1.8	1.98	V	$V_{DD} > 2.5V$
Temperature	-40	25	85	°C	
Cbp	-	1	-	uF	Resr = 1Ω

**Notes:**

1. It is recommended that a 10uF or higher capacitor and a 100nF bypass capacitor are connected between VDD and the closest VSS pin of the device.
2. To ensure power stability, a 1uF (Cbp) or higher capacitor must be connected between LDO pin and the closest VSS pin of the device.

#### 5.4.3 Low Voltage Reset Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operation voltage	-	1.7	-	5.5	V
Quiescent current	$V_{DD} = 5.5$ V	-	-	5	uA
Temperature	-	-40	25	85	°C
Threshold voltage	Temperature = 25°C	1.7	2.0	2.3	V
	Temperature = -40°C	-	2.4	-	V
	Temperature = 85°C	-	1.6	-	V
Hysteresis	-	0	0	0	V



#### 5.4.4 Brown-out Detector Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Operation voltage	-	2.5	-	5.5	V
Quiescent current	$AV_{DD} = 5.5 \text{ V}$	-	-	125	$\mu\text{A}$
Temperature	-	-40	25	85	$^{\circ}\text{C}$
Brown-out voltage	$BOV\_VL[1:0] = 11$	4.4	4.5	4.6	V
	$BOV\_VL [1:0] = 10$	3.7	3.8	3.9	V
	$BOV\_VL [1:0] = 01$	2.6	2.7	2.8	V
	$BOV\_VL [1:0] = 00$	2.1	2.2	2.3	V
Hysteresis	-	30	-	150	mV

#### 5.4.5 Power-On Reset (5V) Specifications

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Temperature	-	-40	25	85	$^{\circ}\text{C}$
Reset voltage	$V_+$	-	2	-	V
Quiescent current	$V_{in} > \text{reset voltage}$	-	1	-	nA



### 5.4.6 USB PHY Specifications

#### 5.4.6.1 USB DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	Input high (driven)		2.0			V
$V_{IL}$	Input low				0.8	V
$V_{DI}$	Differential input sensitivity	$ P_{ADP} - P_{ADM} $	0.2			V
$V_{CM}$	Differential common-mode range	Includes $V_{DI}$ range	0.8		2.5	V
$V_{SE}$	Single-ended receiver threshold		0.8		2.0	V
	Receiver hysteresis			200		mV
$V_{OL}$	Output low (driven)		0		0.3	V
$V_{OH}$	Output high (driven)		2.8		3.6	V
$V_{CRS}$	Output signal cross voltage		1.3		2.0	V
$R_{PU}$	Pull-up resistor		1.425		1.575	kΩ
$R_{PD}$	Pull-down resistor		14.25		15.75	kΩ
$V_{TRM}$	Termination Voltage for upstream port pull up (RPU)		3.0		3.6	V
$Z_{DRV}$	Driver output resistance	Steady state drive*		10		Ω
$C_{IN}$	Transceiver capacitance	Pin to GND			20	pF

Note: Driver output resistance doesn't include series resistor resistance.

#### 5.4.6.2 USB Full-Speed Driver Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$T_{FR}$	Rising time	$C_L = 50\text{p}$	4		20	ns
$T_{FF}$	Falling time	$C_L = 50\text{p}$	4		20	ns
$T_{FRFF}$	Rising and falling time matching	$T_{FRFF} = T_{FR}/T_{FF}$	90		111.11	%



#### 5.4.6.3 USB Power Dissipation

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$I_{VDDREG}$ (Full speed)	VDDD and VDDREG supply current (steady state)	Standby		50		uA
		Input mode				uA
		Output mode				uA

### 5.5 SPI Dynamic Characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
SPI Master mode (VDD = 4.5V ~ 5.5V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	6	-	-	ns
$t_V$	Data output valid time	-	1.5	3	ns
SPI Master mode (VDD = 3.0V ~ 3.6V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	5.5	-	-	ns
$t_V$	Data output valid time	-	1.5	3	ns
SPI Slave mode (VDD = 4.5V ~ 5.5V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	5	-	-	ns
$t_V$	Data output valid time	-	18.5	25	ns
SPI Slave mode (VDD = 3.0V ~ 3.6V, 30pF loading Capacitor)					
$t_{DS}$	Data setup time	0	-	-	ns
$t_{DH}$	Data hold time	4.5	-	-	ns
$t_V$	Data output valid time	-	24	31.5	ns

TBD: To be defined.




Figure 7-2 SPI Master Dynamic Characteristics Timing




Figure 7-3 SPI Slave Dynamic Characteristics Timing

## 5.6 Flash DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$T_{ret}$	Retention time	Temp=85 °C	10			year
$T_{erase}$	Page erase time		19	20	21	ms
$T_{mass}$	Mass erase time		30	40	50	ms
$T_{prog}$	Program time		38	40	42	us




V <sub>DD</sub>	Supply voltage		1.62	1.8	1.98	V <sup>[1]</sup>
I <sub>dd1</sub>	Read current				0.25	mA
I <sub>dd2</sub>	Program/Erase current				7	mA
I <sub>pd</sub>	Power down current			1	20	uA

1. V<sub>DD</sub> is source from chip LDO output voltage.


## 6 PACKAGE DIMENSIONS

### 6.1 64L LQFP (7x7x1.4 mm footprint 2.0 mm)






## 6.2 48L LQFP (7x7x1.4 mm footprint 2.0 mm)





### 6.3 33L QFN (5x5x0.8 mm)





## 7 REVISION HISTORY

VERSION	DATE	PAGE/ CHAPTER	DESCRIPTION
V1.00	Mar 27, 2012	-	Preliminary issued version
V1.01	May 2, 2012	Chap. 5	Updated Section 5.2 DC Electrical Characteristics
V1.02	May 7, 2012	Chap. 3	Updated Figure 3-1 NuMicro™ NUC123 Series Selection Code
V1.03	May 14, 2012	Chap. 3	Modified the Pin Assignment and Pin Description for LQFP 64-pin and LQFP 48-pin
V1.04	May 30, 2012	Chap. 3	Modified the Pin Assignment and Pin Description for PC.12 pin.
V1.05	July 20, 2012	Chap. 5	Removed 32.768kHz crystal characteristics in Section 5.3 AC Electrical Characteristics, Modified the capacitor value from 10uF to 1uF for the LDO pin in Section 5.4.2 LDO and Power Management Specifications.
V1.06	Aug. 21, 2012	Chap. 2 Chap. 4 Chap. 5	Updated the SPI item for "Master up to 32 MHz, and Slave up to 16 MHz" in Section 2.1 NuMicro™ NUC123 Features. Updated the Packages item for "LQFP 64-pin" in Section 2.1 NuMicro™ NUC123 Features. Updated Figure 4-1 NuMicro™ NUC123 Block Diagram. Updated the 10-bit SARADC Specifications in Section 5.4 Analog Characteristics.
V1.07	March 29, 2013	Chap. 3 Chap. 5	Removed the multi-function SPISS11 from PD.0 pin in Section 3.2.1 Pin Diagram. Corrected the output voltage 1.8V of LDO in Section 5.2.1 NuMicro™ NUC123 DC Electrical Characteristics and Section 5.4.2 LDO and Power Management Specifications. Added the new Section 5.6 Flash DC Electrical Characteristics.



### Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

---

Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.