# 500 mA, Very Low Dropout Bias Rail CMOS Voltage Regulator

# **NCP133**

The NCP133 is a 500 mA VLDO equipped with NMOS pass transistor and a separate bias supply voltage ( $V_{BIAS}$ ). The device provides very stable, accurate output voltage with low noise suitable for space constrained, noise sensitive applications. In order to optimize performance for battery operated portable applications, the NCP133 features low  $I_Q$  consumption. The XDFN6 1.2 mm x 1.2 mm package is optimized for use in space constrained applications.

#### **Features**

- Input Voltage Range: 0.8 V to 5.5 V
  Bias Voltage Range: 2.4 V to 5.5 V
- Adjustable and Fixed Voltage Versions Available
- Output Voltage Range: 0.8 V to 2.1 V (Fixed) and 0.8 V to 3.6 V (Adjustable)
- ±1.5% Accuracy over Temperature, 0.5% V<sub>OUT</sub> @ 25°C
- Ultra-Low Dropout: Typ. 140 mV at 500 mA
- Very Low Bias Input Current of Typ. 80 μA
- Very Low Bias Input Current in Disable Mode: Typ. 0.5 μA
- Logic Level Enable Input for ON/OFF Control
- Output Active Discharge Option Available
- Stable with a 2.2 μF Ceramic Capacitor
- Available in XDFN6 1.2 mm x 1.2 mm x 0.4 mm Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# **Typical Applications**

- Battery-powered Equipment
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders



# ON Semiconductor™

www.onsemi.com




XDFN6 CASE 711AT MARKING DIAGRAM

XX M


XX = Specific Device Code M = Date Code

#### PIN CONNECTIONS




#### ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.




**Figure 1. Typical Application Schematics** 



<sup>\*</sup>Active output discharge function is present only in NCP133AMXyyyTCG devices. yyy denotes the particular output voltage option.

Figure 2. Simplified Schematic Block Diagram - Fixed Version



<sup>\*</sup>Active output discharge function is present only in NCP133AMXADJTCG devices.

Figure 3. Simplified Schematic Block Diagram - Adjustable Version

#### **PIN FUNCTION DESCRIPTION**

Pin No. XDFN6	Pin Name	Description
1	OUT	Regulated Output Voltage pin
2 (Fixed)	N/C	Not internally connected (Note 1)
2 (Adj)	ADJ	Adjustable Regulator Feedback Input. Connect to output voltage resistor divider central node.
3	EN	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
4	BIAS	Bias voltage supply for internal control circuits. This pin is monitored by internal Under-Voltage Lockout Circuit.
5	GND	Ground
6	IN	Input Voltage Supply pin
Pad		Should be soldered to the ground plane for increased thermal performance.

<sup>1.</sup> True no connect. Printed circuit board traces are allowable

## **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 2)	V <sub>IN</sub>	-0.3 to 6	V
Output Voltage	V <sub>OUT</sub>	$-0.3$ to $(V_{IN}+0.3) \le 6$	V
Chip Enable, Bias and Adj Input	V <sub>EN,</sub> V <sub>BIAS,</sub> V <sub>ADJ</sub>	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	unlimited	s
Maximum Junction Temperature	T <sub>J</sub>	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 3)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 3)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

- 3. This device series incorporates ESD protection (except OUT pin) and is tested by the following methods:

  - ESD Human Body Model tested per EIA/JESD22–A114
    ESD Machine Model tested per EIA/JESD22–A115
    Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

# THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN6 1.2 mm x 1.2 mm Thermal Resistance, Junction–to–Air	$R_{\theta JA}$	170	°C/W

**ELECTRICAL CHARACTERISTICS**  $-40^{\circ}C \le T_J \le 85^{\circ}C$ ;  $V_{BIAS} = 2.7 \text{ V or } (V_{OUT} + 1.6 \text{ V})$ , whichever is greater,  $V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = 1 \text{ V}$ , unless otherwise noted.  $I_{EN} = 1 \text{ M}$ ,  $I_{EN} = 1 \text{ V}$ , unless otherwise noted. (Note 5)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage Range		V <sub>IN</sub>	V <sub>OUT</sub> + V <sub>DO</sub>		5.5	V
Operating Bias Voltage Range		V <sub>BIAS</sub>	(V <sub>OUT</sub> + 1.40) ≥ 2.4		5.5	V
Undervoltage Lock-out	V <sub>BIAS</sub> Rising Hysteresis	UVLO		1.6 0.2		V
Reference Voltage (Adj devices only)	$T_J = +25^{\circ}C$	V <sub>REF</sub>		0.800		V
Output Voltage Accuracy	(Note 4)	V <sub>OUT</sub>		±0.5		%
Output Voltage Accuracy (Note 4)	$\begin{array}{l} -40^{\circ}C \leq T_{J} \leq 85^{\circ}C, \ V_{OUT(NOM)} + 0.3 \ V \leq V_{IN} \leq \\ V_{OUT(NOM)} + 1.0 \ V, \ 2.7 \ V \ or \ (V_{OUT(NOM)} + \\ 1.6 \ V), \ whichever \ is \ greater < V_{BIAS} < 5.5 \ V, \\ 1 \ mA < I_{OUT} < 500 \ mA \end{array}$	V <sub>OUT</sub>	-1.5		+1.5	%
V <sub>IN</sub> Line Regulation	$V_{OUT(NOM)} + 0.3 \text{ V} \le V_{IN} \le 5.0 \text{ V}$	Line <sub>Reg</sub>		0.01		%/V
V <sub>BIAS</sub> Line Regulation	2.7 V or (V <sub>OUT(NOM)</sub> + 1.6 V), whichever is greater < V <sub>BIAS</sub> < 5.5 V	Line <sub>Reg</sub>		0.01		%/V
Load Regulation	I <sub>OUT</sub> = 1 mA to 500 mA	Load <sub>Reg</sub>		1.5		mV
V <sub>IN</sub> Dropout Voltage	I <sub>OUT</sub> = 150 mA (Note 6)	$V_{DO}$		37	75	mV
	I <sub>OUT</sub> = 500 mA (Note 6)	$V_{DO}$		140	250	
V <sub>BIAS</sub> Dropout Voltage	I <sub>OUT</sub> = 500 mA, V <sub>IN</sub> = V <sub>BIAS</sub> (Notes 6, 7)	$V_{DO}$		1.1	1.5	V
Output Current Limit	V <sub>OUT</sub> = 90% V <sub>OUT(NOM)</sub>	I <sub>CL</sub>	550	800	1000	mA
ADJ Pin Operating Current (ADJ devices only)		I <sub>ADJ</sub>		0.1	0.5	μΑ
Bias Pin Operating Current	V <sub>BIAS</sub> = 2.7 V	I <sub>BIAS</sub>		80	110	μΑ
Bias Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>BIAS(DIS)</sub>		0.5	1	μΑ
Vinput Pin Disable Current	V <sub>EN</sub> ≤ 0.4 V	I <sub>VIN(DIS)</sub>		0.5	1	μΑ
EN Pin Threshold Voltage	EN Input Voltage "H"	V <sub>EN(H)</sub>	0.9			V
	EN Input Voltage "L"	V <sub>EN(L)</sub>			0.4	
EN Pull Down Current	V <sub>EN</sub> = 5.5 V	I <sub>EN</sub>		0.3	1	μΑ
Turn-On Time	From assertion of $V_{EN}$ to $V_{OUT}$ = 98% $V_{OUT(NOM)}$ . $V_{OUT(NOM)}$ = 1.0 V	t <sub>ON</sub>		150		μs
Power Supply Rejection Ratio	$V_{IN}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 150 mA, $V_{IN} \ge V_{OUT}$ +0.5 V	PSRR(V <sub>IN</sub> )		70		dB
	$V_{BIAS}$ to $V_{OUT}$ , f = 1 kHz, $I_{OUT}$ = 150 mA, $V_{IN} \ge V_{OUT}$ +0.5 V	PSRR(V <sub>BIAS</sub> )		80		dB
Output Noise Voltage (Fixed Volt.)	V <sub>IN</sub> = V <sub>OUT</sub> +0.5 V, V <sub>OUT(NOM)</sub> = 1 V, f = 10 Hz to 100 kHz	V <sub>N</sub>		40		$\mu V_{RMS}$
Output Noise Voltage (Adj devices)	$V_{IN} = V_{OUT} + 0.5 \text{ V, f} = 10 \text{ Hz to } 100 \text{ kHz}$	V <sub>N</sub>		50 x V <sub>OUT</sub>		$\mu V_{RMS}$
Thermal Shutdown	Temperature increasing			160		°C
Threshold	Temperature decreasing			140		
Output Discharge Pull-Down	$V_{EN} \leq 0.4$ V, $V_{OUT}$ = 0.5 V, NCP133A options only	R <sub>DISCH</sub>		150		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


- 4. Adjustable devices tested at 0.8 V; external resistor tolerance is not taken into account.
- 5. Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

  6. Dropout voltage is characterized when V<sub>OUT</sub> falls 3% below V<sub>OUT</sub>(NOM).

  7. For output voltages below 0.9 V, V<sub>BIAS</sub> dropout voltage does not apply due to a minimum Bias operating voltage of 2.4 V.

#### TYPICAL CHARACTERISTICS


At T<sub>J</sub> = +25°C, V<sub>IN</sub> = V<sub>OUT(TYP)</sub> + 0.3 V, V<sub>BIAS</sub> = 2.7 V, V<sub>EN</sub> = V<sub>BIAS</sub>, V<sub>OUT(NOM)</sub> = 1.0 V, I<sub>OUT</sub> = 500 mA, C<sub>IN</sub> = 1  $\mu$ F, C<sub>BIAS</sub> = 0.1  $\mu$ F, and C<sub>OUT</sub> = 2.2  $\mu$ F (effective capacitance), unless otherwise noted.



V<sub>DO</sub> (V<sub>IN</sub> – V<sub>OUT</sub>) DROPOUT VOLTAGE (mV) 200  $I_{OUT} = 100 \text{ mA}$ 180 160 140 120 100 80 +125°C 60 +25°C –40°C 40 20 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 V<sub>BIAS</sub> - V<sub>OUT</sub> (V)

Figure 4.  $V_{IN}$  Dropout Voltage vs.  $I_{OUT}$  and Temperature  $T_J$ 

Figure 5. V<sub>IN</sub> Dropout Voltage vs. (V<sub>BIAS</sub> – V<sub>OUT</sub>) and Temperature T<sub>J</sub>







Figure 6. V<sub>IN</sub> Dropout Voltage vs. (V<sub>BIAS</sub> – V<sub>OUT</sub>) and Temperature T<sub>J</sub>

Figure 7.  $V_{IN}$  Dropout Voltage vs. ( $V_{BIAS}$  –  $V_{OUT}$ ) and Temperature  $T_J$ 







Figure 8.  $V_{BIAS}$  Dropout Voltage vs.  $I_{OUT}$  and Temperature  $T_J$ 

Figure 9. BIAS Pin Current vs. I<sub>OUT</sub> and Temperature T<sub>J</sub>

# **TYPICAL CHARACTERISTICS**

At T<sub>J</sub> = +25°C, V<sub>IN</sub> = V<sub>OUT(TYP)</sub> + 0.3 V, V<sub>BIAS</sub> = 2.7 V, V<sub>EN</sub> = V<sub>BIAS</sub>, V<sub>OUT(NOM)</sub> = 1.0 V, I<sub>OUT</sub> = 500 mA, C<sub>IN</sub> = 1  $\mu$ F, C<sub>BIAS</sub> = 0.1  $\mu$ F, and C<sub>OUT</sub> = 2.2  $\mu$ F (effective capacitance), unless otherwise noted.



1000 900 +125°C I<sub>CL</sub>, CURRENT LIMIT (mA) 800 +85°C 700 +25°C 600 -40°C 500 400 300 200 100 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 V<sub>BIAS</sub> - V<sub>OUT</sub> (V)

Figure 10. BIAS Pin Current vs.  $V_{\mbox{\footnotesize BIAS}}$  and Temperature  $T_{\mbox{\footnotesize J}}$ 

Figure 11. Current Limit vs. (V<sub>BIAS</sub> - V<sub>OUT</sub>)

#### **APPLICATIONS INFORMATION**




Figure 12. Typical Application: Low-Voltage DC/DC Post-Regulator with ON/OFF Functionality

The NCP133 dual–rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from  $V_{\rm IN}$  voltage. All the low current internal control circuitry is powered from the  $V_{\rm BIAS}$  voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. Vin to Vout operating voltage difference can be very low compared with standard PMOS regulators in very low Vin applications.

The NCP133 offers smooth monotonic start-up. The controlled voltage rising limits the inrush current.

The Enable (EN) input is equipped with internal hysteresis. NCP133 Voltage linear regulator Fixed and Adjustable version is available.

#### **Output Voltage Adjust**

The required output voltage of Adjustable devices can be adjusted from 0.8 V to 3.6 V using two external resistors.

Typical application schematics is shown in Figure 13.




Figure 13. Typical Application Schematics

It is recommended to keep the total serial resistance of resistors (R1 + R2) no greater than  $100 \text{ k}\Omega$ .

Recommended resistor values for programming the frequently used voltages can be found in the Table 1.

#### **Dropout Voltage**

Because of two power supply inputs  $V_{IN}$  and  $V_{BIAS}$  and one  $V_{OUT}$  regulator output, there are two Dropout voltages specified.

The first, the  $V_{IN}$  Dropout voltage is the voltage difference ( $V_{IN}-V_{OUT}$ ) when  $V_{OUT}$  starts to decrease by percent specified in the Electrical Characteristics table.  $V_{BIAS}$  is high enough; specific value is published in the Electrical Characteristics table.

The second,  $V_{BIAS}$  dropout voltage is the voltage difference ( $V_{BIAS} - V_{OUT}$ ) when  $V_{IN}$  and  $V_{BIAS}$  pins are joined together and  $V_{OUT}$  starts to decrease.

#### **Input and Output Capacitors**

The device is designed to be stable for ceramic output capacitors with Effective capacitance in the range from 2.2  $\mu F$  to 10  $\mu F$ . The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range.

In applications where no low input supplies impedance available (PCB inductance in  $V_{IN}$  and/or  $V_{BIAS}$  inputs as example), the recommended  $C_{IN}=1\,\mu F$  and  $C_{BIAS}=0.1\,\mu F$  or greater. Ceramic capacitors are recommended. For the best performance all the capacitors should be connected to the NCP133 respective pins directly in the device PCB copper layer, not through vias having not negligible impedance.

When using small ceramic capacitor, their capacitance is not constant but varies with applied DC biasing voltage, temperature and tolerance. The effective capacitance can be much lower than their nominal capacitance value, most importantly in negative temperatures and higher LDO output voltages. That is why the recommended Output capacitor capacitance value is specified as Effective value in the specific application conditions.

#### **Enable Operation**

The enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this data sheet. If the enable function is not to be used then the pin should be connected to  $V_{\rm IN}$  or  $V_{\rm BIAS}$ .

#### **Current Limitation**

The internal Current Limitation circuitry allows the device to supply the full nominal current and surges but protects the device against Current Overload or Short.

#### **Thermal Protection**

Internal thermal shutdown (TSD) circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When TSD activated , the regulator output turns off. When cooling down under the low temperature threshold, device output is activated again. This TSD feature is provided to prevent failures from accidental overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, junction temperature should be limited to +125°C maximum.

Table 1. RESISTOR VALUES FOR PROGRAMMING THE OUTPUT VOLTAGE

V <sub>OUT</sub> (V)	R <sub>1</sub> (kΩ)	$R_2(k\Omega)$
0.8	Short	Open
0.9	10.0	80.6
1.0	19.6	78.7
1.05	24.3	78.7
1.1	24.9	66.5
1.2	33.2	66.5
1.5	43.2	49.9
1.8	41.2	33.2
2.5	42.2	20.0
3.3	61.9	20.0

NOTE:  $V_{OUT} = 0.8 \times (1 + R_1/R_2)$ 

Resistors in the table are standard 1% types

#### **ORDERING INFORMATION**

Device	Nominal Output Voltage	Marking	Marking Rotation	Option	Package	Shipping <sup>†</sup>
NCP133AMX090TAG	0.90 V	D	90°			
NCP133AMX090TCG	0.90 V	D	90°			
NCP133AMX100TCG	1.00 V	3	0°			
NCP133AMX105TCG	1.05 V	4	0°			
NCP133AMX110TCG	1.10 V	5	0°	Output Active Discharge	XDFN6 (Pb-Free) XDFN6 (Pb-Free)	3000 / Tape & Reel
NCP133AMX115TCG	1.15 V	Т	90°			
NCP133AMX120TCG	1.20 V	6	0°	Output Active Discharge		
NCP133AMX125TCG	1.25 V	Е	90°	Discharge		
NCP133AMX130TCG	1.30 V	F	90°			
NCP133AMX150TCG	1.50 V	J	90°			
NCP133AMX180TCG	1.80 V	Q	90°			
NCP133AMXADJTCG	ADJ	K	90°			
NCP133BMXADJTCG	ADJ	Р	90°	Non-Active Discharge		


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

To order other package and voltage variants, please contact your ON Semiconductor sales representative





#### XDFN6 1.20x1.20, 0.40P CASE 711AT ISSUE C

**DATE 04 DEC 2015** 











**DETAIL A** OPTIONAL CONSTRUCTION

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO THE PLATED TERMINALS.
- COPLANARITY APPLIES TO THE PAD AS WELL AS THE TERMINALS.

	MILLIMETERS						
DIM	MIN TYP MAX						
Α	0.30	0.37	0.45				
A1	0.00	0.03	0.05				
b	0.13	0.18	0.23				
D	1.15	1.20	1.25				
D2	0.84	0.94	1.04				
E	1.15	1.20	1.25				
E2	0.20	0.30	0.40				
е	0.40 BSC						
L	0.15	0.20	0.25				
L1	0.00	0.05	0.10				

### **GENERIC MARKING DIAGRAM\***




XX = Specific Device Code = Date Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "

", may or may not be present.

#### **RECOMMENDED MOUNTING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON76141F	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	XDFN6, 1.20 X 1.20, 0.40P		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative