

<b>PCN Number:</b>	20141203000	<b>PCN Date:</b>	12/04/2014
<b>Title:</b>	TPS2592AA/B/Z Datasheet change		
<b>Customer Contact:</b>	<a href="#">PCN Manager</a>	<b>Phone:</b>	+1(214) 480-6037
<b>Dept:</b>	Quality Services		
<b>Change Type:</b>			
<input type="checkbox"/>	Assembly Site	<input type="checkbox"/>	Design
<input type="checkbox"/>	Assembly Process	<input checked="" type="checkbox"/>	Data Sheet
<input type="checkbox"/>	Assembly Materials	<input type="checkbox"/>	Part number change
<input type="checkbox"/>	Mechanical Specification	<input type="checkbox"/>	Test Site
<input type="checkbox"/>	Packing/Shipping/Labeling	<input type="checkbox"/>	Test Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Material
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Bump Process
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Site
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Materials
<input type="checkbox"/>		<input type="checkbox"/>	Wafer Fab Process

### PCN Details

#### Description of Change:

Texas Instruments Incorporated is announcing an information only notification, etc.

The product datasheet(s) is being updated to Split the datasheet into A, B, Z versions and reduce the current limit ranges.

The datasheet number will be changing.

Device Family	Change From:	Change To:
<a href="#">TPS2592AA/AL</a>	SLVSC11B	<b>SLVSC11C</b>
<a href="#">TPS2592BA/BL</a>	SLVSC11B	<b>SLVSCU2</b>
<a href="#">TPS2592ZA/ZL</a>	SLVSC11B	<b>SLVSCU3</b>

These changes may be reviewed at the datasheet links provided.

<http://www.ti.com/product/tps2592aa?qqpn=tps2592aa>

<http://www.ti.com/product/tps2592ba?qqpn=tps2592ba>

<http://www.ti.com/product/tps2592za?qqpn=tps2592za>

The following section provides further details on specification changes.



TPS2592AA, TPS2592AL

SLVSC11C – JUNE 2013 – REVISED DECEMBER 2014

www.ti.com

**Primary Spec Changes from Revision B ( 2013) to Revision C**

**Page**

- Added Maximum power dissipation in Absolute Maximum Ratings..... 5

		MIN	MAX	UNIT
Maximum power dissipation <sup>(3)</sup> , P <sub>D</sub> = (V <sub>IN</sub> – V <sub>OUT</sub> ) x I <sub>OUT</sub>	T <sub>A</sub> = -40°C to +85°C		40	W
	T <sub>A</sub> = 0°C to +85°C		50	

(3) Refer detailed explanation in the application section [Maximum Device Power Dissipation Considerations](#)

**Change From: (page 3)**

- Changed Continuous output current and Change Resistance values.....3

		MIN	TYP	MAX	UNIT
Continuous output current	I <sub>OUT</sub>	0		5	A
Resistance	ILIM	40.2	100	162	kΩ

**Change To: (page 5)**

- Changed Continuous output current and Change Resistance values.....5

			MIN	TYP	MAX	UNIT
Continuous output current	I <sub>OUT</sub>	T <sub>A</sub> = -40°C to +85°C	0		2.8	A
		T <sub>A</sub> = 0°C to +85°C	0		3.4	
Resistance	ILIM	T <sub>A</sub> = -40°C to +85°C	10		80.6	kΩ
		T <sub>A</sub> = 0°C to +85°C	10		100	

**Updated (page 23)**

**10.3 Maximum Device Power Dissipation Considerations**

To prevent damage to the TPS2592x, it is necessary to keep internal power dissipation (P<sub>D</sub>) below the levels specified in below Table. The power dissipation is defined as (P<sub>D</sub> = (V<sub>IN</sub> – V<sub>OUT</sub>) x I<sub>OUT</sub>).

During normal operation P<sub>D</sub> is low (typically < ½ Watt) because the FET is fully on with low (V<sub>IN</sub> – V<sub>OUT</sub>). However, during short circuit and surge protection the FET may be only partially on and (V<sub>IN</sub> – V<sub>OUT</sub>) can be high.

**Example 1: Short Circuit on Output → VIN = 12 V, I<sub>LIMIT</sub> = 3 A. T<sub>J</sub> = -40°C**

- P<sub>D</sub> = 12 V x 3 A = 36 W
- OK → (P<sub>D</sub> = 36 W) < (P<sub>D\_MAX</sub> = 40 W)

**Example 2: Short Circuit on Output → VIN = 13.2 V, I<sub>LIMIT</sub> = 3.7 A**

- P<sub>D</sub> = 13.2 V x 3.7 A = 49 W
- OK at T<sub>J</sub> = 0°C → (P<sub>D</sub> = 49 W) < (P<sub>D\_MAX</sub> at 0°C = 50 W)
- NOT OK at T<sub>J</sub> = -40°C → (P<sub>D</sub> = 51 W) > (P<sub>D\_MAX</sub> at -40°C = 40 W)

**Example 3: Surge Clamp VIN = 12 V, I<sub>LIMIT</sub> = 3 A. T<sub>J</sub> = 0°C, V<sub>SURGE</sub> = 19 V, V<sub>CLAMP</sub> = 15 V**

- P<sub>D</sub> = (19 – 15) x 3 A = 12 Watt
- OK at 0°C → (PD = 12 W) < (PD\_MAX at 0°C = 50 W)

## 5 Revision History

DATE	REVISION	NOTES
December 2014	*	Initial release

### Primary Spec Changes

**Page**

- Added Maximum power dissipation in Absolute Maximum Ratings..... **5**

	MIN	MAX	UNIT
Maximum power dissipation <sup>(3)</sup> , $P_D$		40	W
$= (V_{IN} - V_{OUT}) \times I_{OUT}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$	50	

(3) Refer detailed explanation in the application section [Maximum Device Power Dissipation Considerations](#)

### Updated (page 23)

#### 10.3 Maximum Device Power Dissipation Considerations

To prevent damage to the TPS2592x, it is necessary to keep internal power dissipation ( $P_D$ ) below the levels specified in below Table. The power dissipation is defined as ( $P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$ ).

During normal operation  $P_D$  is low (typically < ½ Watt) because the FET is fully on with low ( $V_{IN} - V_{OUT}$ ). However, during short circuit and surge protection the FET may be only partially on and ( $V_{IN} - V_{OUT}$ ) can be high.

**Example 1: Short Circuit on Output** →  $V_{IN} = 12\text{ V}$ ,  $I_{LIMIT} = 3\text{ A}$ ,  $T_J = -40^\circ\text{C}$

•  $P_D = 12\text{ V} \times 3\text{ A} = 36\text{ W}$

• OK → ( $P_D = 36\text{ W}$ ) < ( $P_{D\_MAX} = 40\text{ W}$ )

**Example 2: Short Circuit on Output** →  $V_{IN} = 13.2\text{ V}$ ,  $I_{LIMIT} = 3.7\text{ A}$

•  $P_D = 13.2\text{ V} \times 3.7\text{ A} = 49\text{ W}$

• OK at  $T_J = 0^\circ\text{C}$  → ( $P_D = 49\text{ W}$ ) < ( $P_{D\_MAX}$  at  $0^\circ\text{C} = 50\text{ W}$ )

• NOT OK at  $T_J = -40^\circ\text{C}$  → ( $P_D = 51\text{ W}$ ) > ( $P_{D\_MAX}$  at  $-40^\circ\text{C} = 40\text{ W}$ )

**Example 3: Surge Clamp**  $V_{IN} = 12\text{ V}$ ,  $I_{LIMIT} = 3\text{ A}$ ,  $T_J = 0^\circ\text{C}$ ,  $V_{SURGE} = 19\text{ V}$ ,  $V_{CLAMP} = 15\text{ V}$

•  $P_D = (19 - 15) \times 3\text{ A} = 12\text{ Watt}$

• OK at  $0^\circ\text{C}$  → ( $P_D = 12\text{ W}$ ) < ( $P_{D\_MAX}$  at  $0^\circ\text{C} = 50\text{ W}$ )

## 5 Revision History

DATE	REVISION	NOTES
December 2014	*	Initial release

### Primary Spec Changes

Page

- Added Maximum power dissipation in Absolute Maximum Ratings..... 5

	MIN	MAX	UNIT
Maximum power dissipation <sup>(3)</sup> , P <sub>D</sub> = (V <sub>IN</sub> – V <sub>OUT</sub> ) x I <sub>OUT</sub>	T <sub>A</sub> = -40°C to +85 °C	40	W
	T <sub>A</sub> = 0°C to +85 °C	50	

(3) Refer detailed explanation in the application section [Maximum Device Power Dissipation Considerations](#)

#### Updated (page 23)

#### 10.3 Maximum Device Power Dissipation Considerations

To prevent damage to the TPS2592x, it is necessary to keep internal power dissipation (P<sub>D</sub>) below the levels specified in below Table. The power dissipation is defined as (P<sub>D</sub> = (V<sub>IN</sub> – V<sub>OUT</sub>) x I<sub>OUT</sub>).

During normal operation P<sub>D</sub> is low (typically < ½ Watt) because the FET is fully on with low (V<sub>IN</sub> – V<sub>OUT</sub>). However, during short circuit and surge protection the FET may be only partially on and (V<sub>IN</sub> – V<sub>OUT</sub>) can be high.

**Example 1: Short Circuit on Output** → V<sub>IN</sub> = 12 V, I<sub>LIMIT</sub> = 3 A. T<sub>J</sub> = -40°C

- P<sub>D</sub> = 12 V x 3 A = 36 W
- OK → (P<sub>D</sub> = 36 W) < (P<sub>D\_MAX</sub> = 40 W)

**Example 2: Short Circuit on Output** → V<sub>IN</sub> = 13.2 V, I<sub>LIMIT</sub> = 3.7 A

- P<sub>D</sub> = 13.2 V x 3.7 A = 49 W
- OK at T<sub>J</sub> = 0°C → (P<sub>D</sub> = 49 W) < (P<sub>D\_MAX</sub> at 0°C = 50 W)
- NOT OK at T<sub>J</sub> = -40°C → (P<sub>D</sub> = 51 W) > (P<sub>D\_MAX</sub> at -40°C = 40 W)

**Example 3: Surge Clamp** V<sub>IN</sub> = 12 V, I<sub>LIMIT</sub> = 3 A. T<sub>J</sub> = 0°C, V<sub>SURGE</sub> = 19 V, V<sub>CLAMP</sub> = 15 V

- P<sub>D</sub> = (19 – 15) x 3 A = 12 Watt
- OK at 0°C → (PD = 12 W) < (PD\_MAX at 0°C = 50 W)

#### Change From: (page 3)

- Changed Continuous output current and Change Resistance values.....3

	MIN	TYP	MAX	UNIT
Continuous output current I <sub>OUT</sub>	0		5	A
Resistance I <sub>LIM</sub>	40.2	100	162	kΩ

#### Change To: (page 4)

- Changed Continuous output current and Change Resistance value..... 4

	MIN	TYP	MAX	UNIT
Continuous output current I <sub>OUT</sub>	0		1.7	A
Resistance I <sub>LIM</sub>	10		45.3	kΩ

<b>Reason for Change:</b>			
To more accurately reflect device characteristics.			
<b>Anticipated impact on Fit, Form, Function, Quality or Reliability (positive / negative):</b>			
Electrical specification performance changes as indicated above.			
<b>Changes to product identification resulting from this PCN:</b>			
None.			
<b>Product Affected:</b>			
TPS2592AADRCR	TPS2592ALDRCT	TPS2592BLDRCR	TPS2592ZADRCT
TPS2592AADRCT	TPS2592BADRCR	TPS2592BLDRCT	
TPS2592ALDRCR	TPS2592BADRCT	TPS2592ZADRRCR	

For questions regarding this notice, e-mails can be sent to the regional contacts shown below or your local Field Sales Representative.

<b>Location</b>	<b>E-Mail</b>
USA	<a href="mailto:PCNAmericasContact@list.ti.com">PCNAmericasContact@list.ti.com</a>
Europe	<a href="mailto:PCNEuropeContact@list.ti.com">PCNEuropeContact@list.ti.com</a>
Asia Pacific	<a href="mailto:PCNAsiaContact@list.ti.com">PCNAsiaContact@list.ti.com</a>
Japan	<a href="mailto:PCNJapanContact@list.ti.com">PCNJapanContact@list.ti.com</a>