

**BLOCK DIAGRAM** 

### ICS85354-01

DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

### **GENERAL DESCRIPTION**



The ICS85354-01 is a 2:1/1:2 Multiplexer and a member of the HiPerClockS<sup>™</sup> family of high performance clock solutions from IDT. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX

switches one input to one of two outputs. This device may be useful for multiplexing multi-rate Ethernet Phys which have 100Mbit and 1000Mbit transmit/receive pairs onto an optical SFP module which has a single transmit/receive pair. A 3<sup>rd</sup> mode allows loop back testing and allows the output of a phy transmit pair to be routed to the phy input pair. For examples, please refer to the Application Block diagrams on pages 2-3 of the data sheet.

The ICS85354-01 is optimized for applications requiring very high performance and has a maximum operating frequency in 2.5GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.

### **F**EATURES

- Dual 2:1/1:2 MUX
- Threee differential LVPECL outputs
- Three differential LVPECL clock inputs
- CLKx pair can accept the following differential input levels: LVPECL, LVDS, CML
- Loopback test mode available
- Maximum output frequency: 2.5GHz
- Part-to-part skew: 85ps (typical)
- Additive jitter, RMS: 0.05ps (typical)
- Propagation delay: 440ps (typical)
- LVPECL mode operating voltage supply range:  $V_{CC} = 2.375 V$  to 3.465 V,  $V_{FF} = 0 V$
- ECL mode operating voltage supply range:  $V_{cc} = 0V, V_{EE} = -3.465V \text{ to } -2.375V$
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS5) and lead-free (RoHS 6) packages



**PIN ASSIGNMENT** 

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

INAO

nINA0

INA1

nINA1



DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

ICS85354-01

#### HOST BUS ADAPTER BOARDS FOR ROUTING BETWEEN INTERNAL AND EXTERNAL CONNECTORS





ICS85354-01 DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

HOT-SWAPPABLE LINKS TO REDUNDANT SWITCH FABRIC CARDS





ICS85354-01 DUAL 2:1/1:2

DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 2	QA0, nQA0	Output		Differential output pair. LVPECL/ECL interface levels.
3, 4	QA1, nQA1	Output		Differential output pair. LVPECL/ECL interface levels.
5	INB	Input	Pulldown	Non-inverting LVPECL/ECL differential clock input.
6	nINB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
7	SELB	Input	Pulldown	Clock select pin for QBx outputs. When HIGH, selects QB1, nQB1 outputs. When LOW, selects QB0, nQB0 outputs. LVCMOS/LVTTL interface levels.
8	V <sub>EE</sub>	Power		Negative supply pin.
9	nINA1	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
10	INA1	Input	Pulldown	Non-inverting LVPECL differential clock input.
11	nINA0	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
12	INA0	Input	Pulldown	Non-inverting LVPECL differential clock input.
13	V <sub>cc</sub>	Power		Positive supply pin.
14	SELA	Input	Pulldown	Clock select pin for QA outputs. When HIGH, selects QA output. When LOW, selects nQA output. LVCMOS/LVTTL interface levels.
15, 16	nQB, QB	Output		Differential output pair. LVPECL/ECL interface levels.

NOTE: Pulldown and Pullup refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			37.5		kΩ
R <sub>VCC/2</sub>	Pullup/Pulldown Resistors			37.5		kΩ

TABLE 3. INPUT CONTROL FUNCTION TABLE

Contro	l Inputs	Mode
SELA	SELB	wode
0	0	LOOP0 selected
0	1	LOOP1 selected
1	0	Loopback mode: LOOP0
1	1	Loopback mode: LOOP1



### ICS85354-01 Dual 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### Absolute Maximum Ratings

	4 CV/ (I)/DECL made V/ O)	NOTE: Stragges bound these listed under Absolute
Supply Voltage, V <sub>cc</sub>	4.6V (LVPECL mode, $V_{EE} = 0$ )	NOTE: Stresses beyond those listed under Absolute
Negative Supply Voltage, $V_{EE}$	-4.6V (ECL mode, $V_{cc} = 0$ )	Maximum Ratings may cause permanent damage
Inputs, V <sub>1</sub> (LVPECL mode)	-0.5V to $V_{cc}$ + 0.5 V	to the device. These ratings are stress specifi-
Inputs, V <sub>1</sub> (ECL mode)	0.5V to V <sub>EE</sub> - 0.5V	cations only. Functional operation of product at
Outputs, I <sub>o</sub>		these conditions or any conditions beyond those
Continuous Current	50mA	listed in the DC Characteristics or AC Character-
Surge Current	100mA	istics is not implied. Exposure to absolute maxi-
Operating Temperature Range, TA	-40°C to +85°C	mum rating conditions for extended periods may
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	affect product reliability.
Package Thermal Impedance, $\theta_{JA}$ (Junction-to-Ambient)	51.5°C/W (0 lfpm)	

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Desitive Supply Veltage		3.135	3.3	3.465	V
v <sub>cc</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
$I_{\rm EE}$	Power Supply Current			40		mA

### Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{\rm CC}$ = 2.375V to 3.465V

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V			$V_{cc} = 3.3V$	2		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage		$V_{cc} = 2.625V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage		$V_{cc} = 3.3V$	0		0.8	V
V <sub>IL</sub>			$V_{cc} = 2.625V$	0		0.7	V
I <sub>IH</sub>	Input High Current	SELA, SELB	$V_{cc} = V_{IN} = 3.465V,$ $V_{cc} = V_{IN} = 2.625V$			150	μA
I <sub>IL</sub>	Input Low Current	SELA, SELB	$V_{\rm cc} = 3.465 \text{ or } 2.625 \text{V}, \ \text{V}_{\rm IN} = 0 \text{V}$	-150			μA



### ICS85354-01

DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

	1		1	4000		25%						
Symbol	Symbol Parameter			-40°C			25°C			85°C		Units
Cymbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
V <sub>OH</sub>	Output High V NOTE 1	oltage;	V <sub>cc</sub> -1.125	V <sub>cc</sub> -1.025	V <sub>cc</sub> -0.92	V <sub>cc</sub> -1.075	V <sub>cc</sub> -1.005	V <sub>cc</sub> -0.93	V <sub>cc</sub> -1.005	V <sub>cc</sub> -0.97	V <sub>cc</sub> -0.935	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> -1.895	V <sub>cc</sub> -1.755	V <sub>cc</sub> -1.62	V <sub>cc</sub> -1.875	V <sub>cc</sub> -1.78	V <sub>cc</sub> -1.685	V <sub>cc</sub> -1.86	V <sub>cc</sub> -1.765	V <sub>cc</sub> -1.67	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage		150	800	1200	150	800	1200	150	800	1200	mV
V <sub>cmr</sub>	Input High Vol Common Mod NOTE 2, 3		1.2		V <sub>cc</sub>	1.2		V <sub>cc</sub>	1.2		V <sub>cc</sub>	V
I <sub>IH</sub>	Input High Current	INAx, INB nINAx, nINB			150			150			150	μA
1	Input	INAx, INB	-10			-10			-10			μA
'L	Low Current	nINAx, nINB	-150			-150			-150			μA

#### TABLE 4C. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V$ , $V_{ee} = 0V$

Input and output parameters vary 1:1 with  $V_{cc}$ .  $V_{cc}$  can vary +0.165V to -0.925V. NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{cc}$  - 2V. NOTE 2: Common mode voltage is defined as  $V_{\mu}$ .

NOTE 3: For single-ended applications, the maximum input voltage for INAx, nINAx and INB, nINB is V<sub>cc</sub> + 0.3V.

O	Demonstration			-40°C			25°C			85°C			
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	
V <sub>OH</sub>	Output High V	oltage; NOTE 1	-1.125	-1.025	-0.92	-1.075	-1.005	-0.93	-1.005	-0.97	-0.935	V	
V <sub>OL</sub>	Output Low Voltage; NOTE 1		-1.895	-1.755	-1.62	-1.875	-1.78	-1.685	-1.86	-1.765	-1.67	V	
V <sub>PP</sub>	Peak-to-Peak Input Voltage		150	800	1200	150	800	1200	150	800	1200	mV	
V <sub>CMR</sub>	Input High Vol Common Mod	tage e Range; NOTE 2, 3	V <sub>EE</sub> +1.2V		V <sub>cc</sub>	V <sub>EE</sub> +1.2V		V <sub>cc</sub>	V <sub>EE</sub> +1.2V		V <sub>cc</sub>	V	
I <sub>IH</sub>	Input High Current	INAx, INB nINAx, nINB			150			150			150	μA	
, Input		INAx, INB	-10			-10			-10			μA	
I <sub>IL</sub>	Low Current	nINAx, nINB	-150			-150			-150			μA	

TABLE 4D. ECL DC CHARACTERISTICS,  $V_{EE}$  = -3.465V to -2.375V,  $V_{CC}$  = 0V

Input and output parameters vary 1:1 with V<sub>cc</sub>. NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>cc</sub> - 2V. NOTE 2: Common mode voltage is defined as V<sub>IH</sub>. NOTE 3: For single-ended applications, the maximum input voltage for INAx, nINAx and INB, nINB is V<sub>cc</sub> + 0.3V.



### ICS85354-01

DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### **TABLE 5. AC CHARACTERISTICS,** $V_{cc}$ = 2.375V to 3.465V, $V_{ee}$ = 0V or $V_{cc}$ = 0V, $V_{ee}$ = -3.465V to -2.375V

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				2.5	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1			440		ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOTE 3, 4			85		ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section	622.08MHz (12kHz - 20MHz)		0.05		ps
	MUX Isolation			55		dB
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		170		ps

All parameters are measured  $\leq$  1.3GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



### ICS85354-01 DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

### Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a

ratio of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.



ICS85354-01 Dual 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

### **PARAMETER MEASUREMENT INFORMATION**





ICS85354-01 DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

### **APPLICATION** INFORMATION

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

*Figure 1* shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### **INPUTS:**

#### In/nIn INPUT:

For applications not requiring the use of the differential input, both IN and nIN can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from IN to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **O**UTPUTS:

#### LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.





### ICS85354-01 DUAL 2:1/1:2

DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### LVPECL(DIFFERENTIAL) CLOCK INPUT INTERFACE

The IN/nIN accepts LVPECL, CML, SSTL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. *Figures 2A to 2F* show interface examples for the HiPerClockS IN/nIN input driven by the most common driver types. The input interfaces suggested here

are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



FIGURE 2A. HIPERCLOCKS IN/NIN INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER



FIGURE 2B. HIPERCLOCKS IN/NIN INPUT DRIVEN BY A BUILT-IN PULLUP CML DRIVER



FIGURE 2C. HIPERCLOCKS IN/NIN INPUT DRIVEN BY A 3.3V LVPECL DRIVER



FIGURE 2E. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω DRIVEN BY A 3.3V LVPECL DRIVER



FIGURE 2D. HIPERCLOCKS IN/nIN INPUT DRIVEN BY A 3.3V LVDS DRIVER



FIGURE 2F. HIPERCLOCKS IN/nIN INPUT WITH BUILT-IN 50Ω DRIVEN BY A 3.3V CML DRIVER WITH BUILT-IN PULLUP



### ICS85354-01 DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched imped-



FIGURE 3A. LVPECL OUTPUT TERMINATION

ance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



FIGURE 3B. LVPECL OUTPUT TERMINATION



DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

ICS85354-01

#### TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cc</sub> = 2.5V, the V<sub>cc</sub> - 2V is very



FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE

close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.



FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



ICS85354-01 DUAL 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

### Power Considerations

This section provides information on power dissipation and junction temperature for the ICS85354-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS85354-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc}$  = 3.465V, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 40mA = **138.6mW**
- Power (outputs)<sub>MAX</sub> = 30.92mW/Loaded Output pair
  If all outputs are loaded, the total power is 3 \* 30.92mW = 92.76mW

Total Power (3.465, with all outputs switching) = 138.6mW + 92.76mW = 231.4mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$  Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming 0 air flow and a multi-layer board, the appropriate value is 51.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}$ C + 0.231W \* 51.5°C/W = 96.9°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,

and the type of board (single layer or multi-layer).

#### TABLE 6. THERMAL RESISTANCE $\theta_{JA}$ for 16-pin VFQFN, Forced Convection





#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V <sub>cc</sub> - 2V.

• For logic high,  $V_{OUT} = V_{OH_{MAX}} = V_{CC_{MAX}} - 0.935V$ 

$$(V_{CC_{MAX}} - V_{OH_{MAX}}) = 0.935$$

• For logic low, 
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.67V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.67V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_{-}MAX} - (V_{DD_{-}MAX} - 2V))/R_{-}] * (V_{CC_{-}MAX} - V_{OH_{-}MAX}) = [(2V - (V_{CC_{-}MAX} - V_{OH_{-}MAX}))/R_{-}] * (V_{CC_{-}MAX} - V_{OH_{-}MAX}) = [(2V - 0.935V)/50\Omega] * 0.935V = 19.92mW$$

$$Pd_{L} = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30.92mW** 





ICS85354-01 Dual 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

### **R**ELIABILITY INFORMATION

### TABLE 7. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 16 Lead VFQFN

$\theta_{JA}$ at 0 Air Flow (Linear Feet per Minute)					
	0				
Multi-Layer PCB, JEDEC Standard Test Boards	51.5°C/W				

TRANSISTOR COUNT

The transistor count for ICS85354-01 is: 210



ICS85354-01 Dual 2:1/1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### PACKAGE OUTLINE - K SUFFIX FOR 16 LEAD VFQFN



TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS								
SYMBOL	MINIMUM MAXIMUM							
N	1	6						
Α	0.80	1.0						
A1	0	0.05						
A3	0.25 Re	eference						
b	0.18	0.30						
е	0.50 E	BASIC						
N <sub>D</sub>		1						
N <sub>E</sub>		1						
D	3	.0						
D2	0.25	1.25						
E	3	.0						
E2	0.25	1.25						
L	0.30	0.50						

Reference Document: JEDEC Publication 95, MO-220



### ICS85354-01 DUAL 2:1/1:2

DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER

#### TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85354AK-01	4A01	16 Lead VFQFN	Tube	-40°C to 85°C
ICS85354AK-01T	4A01	16 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C
ICS85354AK-01LF	A01L	16 Lead "Lead-Free" VFQFN	Tube	-40°C to 85°C
ICS85354AK-01LFT	A01L	16 Lead "Lead-Free" VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.