

## MB95200H/210H Series

## F<sup>2</sup>MC-8FX 8-bit Microcontroller

MB95200H/210H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

## Features

#### F<sup>2</sup>MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

# Clock (main OSC clock and sub-OSC clock are only available in MB95F204H/F204K/F203H/F203K/F202H /F202K)

- Selectable main clock source
  - Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
  - External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
  - Main internal CR clock (1/8/10 MHz ± 3%, maximum machine clock frequency: 10 MHz)
- Selectable subclock source
  - □ Sub-OSC clock (32.768 kHz)
  - External clock (32.768 kHz)
  - Sub-internal CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

#### Timer

- 8/16-bit composite timer
- Timebase timer
- Watch prescaler

#### LIN-UART (MB95F204H/F204K/F203H/F203K/F202H /F202K)

- Full duplex double buffer
  - Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer

#### **External interrupt**

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low-power consumption (standby) modes

#### 8/10-bit A/D converter

8-bit or 10-bit resolution can be selected.

#### Low power consumption (standby) mode

- Stop mode
- Sleep mode
- Watch mode
- Timebase timer mode

#### I/O port (Max: 17) (MB95F204K/F203K/F202K)

 General-purpose I/O ports (Max): CMOS I/O: 15, N-ch open drain: 2

#### I/O port (Max: 16) (MB95F204H/F203H/F202H)

General-purpose I/O ports (Max): CMOS I/O: 15, N-ch open drain: 1

#### I/O port (Max: 5) (MB95F214K/F213K/F212K)

General-purpose I/O ports (Max): CMOS I/O: 3, N-ch open drain: 2

#### I/O port (Max: 4) (MB95F214H/F213H/F212H)

General-purpose I/O ports (Max): CMOS I/O: 3, N-ch open drain: 1

#### **On-chip debug**

- 1-wire serial control
- Serial writing supported (asynchronous mode)

#### Hardware/software watchdog timer

Built-in hardware watchdog timer

#### Low-voltage detection reset circuit

Built-in low-voltage detector

#### **Clock supervisor counter**

Built-in clock supervisor counter function

#### Programmable port input voltage level

CMOS input level / hysteresis input level

#### Flash memory security function

Protects the contents of flash memory



## MB95200H/210H Series

## Contents

Product Line-up	3
Packages and Corresponding Products	4
Differences Among Products And Notes	
On Product Selection	4
Pin Assignment	5
Pin Description (MB95200H Series 24 pins)	6
Pin Description (MB95200H Series 20 pins)	8
Pin Description (MB95210H Series)	10
I/O Circuit Type	11
Notes on Device Handling	
Pin Connection	13
Block Diagram (MB95200H Series)	15
Block Diagram (MB95210H Series)	
CPU Core	17
I/O Map (MB95200H Series)	18
I/O Map (MB95210H Series)	
- · · · · · · · · · · · · · · · · · · ·	

Interrupt Source Table (MB95200H Series) Interrupt Source Table (MB95210H Series)	
Electrical Characteristics	
Absolute Maximum Ratings	28
Recommended Operating Conditions	
DC Characteristics	31
AC Characteristics	34
A/D Converter	49
Flash Memory Program/Erase Characteristics	53
Sample Electrical Characteristics	
Mask Options	
Ordering Information	60
Package Dimensions	
Major Changes	
Document History	



## 1. Product Line-up

Part number Parameter	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
Туре	Flash me	emory pro	duct									
Clock supervisor counter	It superv	vises the r	nain clocł	c oscillatio	on.							
ROM capacity	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB
RAM capacity	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B
Low-voltage detection reset		No			Yes			No			Yes	
Reset input	Dedicate	ed		Software	e select		Dedicate	ed		Software	e select	
CPU functions	Instruction Instruction Data bit Minimum	of basic i on bit leng on length length n instructi processi	on execut	-	: 61.5 ns	nd 16 bits s (with ma	achine clo chine cloc			_		
General-purpose I/O		s (Max): 1 15, N-ch:		I/O ports CMOS:	(Max): 1 15, N-ch:	7 2		s (Max): 4 3, N-ch: 1		I/O ports CMOS:	s (Max): 5 3, N-ch: 2	!
Timebase timer	Interrupt	cycle : 0.	256 ms -	8.3 s (wh	en extern	al clock =	4 MHz)					
Hardware/softwa re watchdog timer	Main oso	eneration cillation cl -CR clock	ock at 10				ne hardwa	are watch	dog.			
Wild register	It can be	e used to i	eplace th	ree bytes	of data.							
LIN-UART	by a ded It has a f Clock-sy clock-as	ange of co licated rel full duplex nchronize ynchroniz function c	oad timer double b ed serial c ed serial	uffer. lata trans data trans	fer and sfer is ena	abled.	No LIN-I	JART				
8/10-bit A/D	6 ch.						2 ch.					
converter	8-bit or 1	10-bit reso	olution car	n be selec	ted.							
	2 ch.						1 ch.					
8/16-bit composite timer	lt has buil Count clo	lt-in timer fu	unction, PV be selecte	VC functior	n, PWM fu	nction and	" or a "16- input captu types) and	ire function		".		
	6 ch.						2 ch.					
External interrupt		by edge used to v						es can be	e selected	l.)		
On-chip debug		erial contr rts serial v		synchron	ous mode	e)						



Part number Parameter	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
Watch prescaler	Eight diff	ferent time	e intervals	can be s	elected.							
Flash memory	write/era It has a f Number Data rete For write	ts automa se/erase- lag indica of write/e ention tim e/erase, e ecurity Fea	suspend/ iting the c rase cycle e: 20 yea xternal Vp	erase-res ompletior es: 10000 rs op(+10 V)	ume com of the op 0 input is re	mands. peration o equired.	f Embedd	led Algori	thm.			
Standby mode	Sleep m	Sleep mode, stop mode, watch mode, timebase timer mode										
Package			SDI SOF							P-8 P-8		

## 2. Packages and Corresponding Products

Part number Package	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
24-pin plastic SDIP	0	0	0	0	0	0	Х	Х	Х	Х	Х	х
20-pin plastic SOP	0	0	0	0	0	0	Х	Х	Х	Х	Х	х
8-pin plastic DIP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
8-pin plastic SOP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0

O: Available

X: Unavailable

## 3. Differences Among Products And Notes On Product Selection

#### **Current consumption**

When using the on-chip debug function, take account of the current consumption of flash erase/program. For details of current consumption, see "18.Electrical Characteristics".

#### Package

For details of information on each package, see "2.Packages and Corresponding Products" and "22.Package Dimensions".

#### **Operating voltage**

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "18. Electrical Characteristics".

#### **On-chip debug function**

The on-chip debug function requires that  $V_{CC}$ ,  $V_{SS}$  and 1 serial-wire be connected to an evaluation tool. In addition, if the flash memory data has to be updated, the RSTX/PF2 pin must also be connected to the same evaluation tool.



#### 4. Pin Assignment





## 5. Pin Description (MB95200H Series 24 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	В	General-purpose I/O port
1 –	X0	В	Main clock input oscillation pin
2	N.C.	_	It is an internally unconnected pin. Always leave it unconnected.
	PF1		General-purpose I/O port
3 –	X1	— В	Main clock I/O oscillation pin
4	V <sub>SS</sub>	_	Power supply pin (GND)
_	PG2	0	General-purpose I/O port
5 —	X1A	C	Subclock I/O oscillation pin
<u> </u>	PG1	0	General-purpose I/O port
6 –	X0A	C C	Subclock input oscillation pin
7	V <sub>CC</sub>	_	Power supply pin
8	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
9	RSTX	A	Reset pin This is a dedicated reset pin in MB95F202H/F203H/F204H.
10	P62	D	General-purpose I/O port High-current port
	TO10		8/16-bit composite timer ch. 1 output pin
11	N.C.	-	It is an internally unconnected pin. Always leave it unconnected.
12	P63	D	General-purpose I/O port High-current port
	TO11		8/16-bit composite timer ch. 1 output pin
13 —	P64	D	General-purpose I/O port
13	EC1		8/16-bit composite timer ch. 1 clock input pin
14	N.C.	_	It is an internally unconnected pin. Always leave it unconnected.
15 —	P00	E	General-purpose I/O port
15	AN00		A/D converter analog input pin
16	P01		General-purpose I/O port
16 —	AN01	E	A/D converter analog input pin
	P02		General-purpose I/O port
17	INT02		External interrupt input pin
17 —	AN02	E	A/D converter analog input pin
	SCK		LIN-UART clock I/O pin



Pin no.	Pin name	I/O circuit type*	Function
	P03		General-purpose I/O port
18	INT03	Е	External interrupt input pin
10	AN03		A/D converter analog input pin
	9 SOT P04 INT04 AN04 SIN HCLK1 EC0		LIN-UART data output pin
	P04		General-purpose I/O port
	INT04		External interrupt input pin
19	AN04	– F	A/D converter analog input pin
19	SIN		LIN-UART data input pin
	HCLK1		External clock input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current port
	INT05	]	External interrupt input pin
20	AN05	E	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	HCLK2		External clock input pin
	P06	_	General-purpose I/O port High-current port
21	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
22	P07	G	General-purpose I/O port
22	22 INT07		External interrupt input pin
23	N.C.	—	It is an internally unconnected pin. Always leave it unconnected.
	P12		General-purpose I/O port
24	EC0	н	8/16-bit composite timer ch. 0 clock input pin
	DBG	]	DBG input pin

\*: For the I/O circuit types, see "8.I/O Circuit Type".



## 6. Pin Description (MB95200H Series 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0/X0	В	General-purpose I/O port This pin is also used as the main clock input oscillation pin.
2	PF1/X1	В	General-purpose I/O port This pin is also used as the main clock input/output oscillation pin.
3	V <sub>SS</sub>	—	Power supply pin (GND)
4	PG2/X1A	С	General-purpose I/O port This pin is also used as the subclock input/output oscillation pin.
5	PG1/X0A	С	General-purpose I/O port This pin is also used as the subclock input oscillation pin.
6	V <sub>CC</sub>	—	Power supply pin
7	С	_	Capacitor connection pin
8	PF2/RSTX	A	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F204H/F203H/F202H.
9	P62/TO10	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
10	P63/TO11	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
11	P64/EC1	D	General-purpose I/O port This pin is also used as the 8/16-bit composite timer ch. 1 clock input.
12	P00/AN00	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
13	P01/AN01	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
14	P02/INT02/AN02/SCK	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART clock I/O.
15	P03/INT03/AN03/SOT	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data output.
16	P04/INT04/AN04/SIN /HCLK1/EC0	F	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data input. This pin is also used as the external clock input. This pin is also used as the external clock input.



Pin no.	Pin name	I/O circuit type*	Function
17	P05/INT05/AN05/TO00 /HCLK2	E	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
18	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
19	P07/INT07	G	General-purpose I/O port This pin is also used as the external interrupt input.
20	P12/EC0/DBG	н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

\*: For the I/O circuit types, see "8.I/O Circuit Type"



## 7. Pin Description (MB95210H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	V <sub>SS</sub>	_	Power supply pin (GND)
2	V <sub>CC</sub>		Power supply pin
3	С		Capacitor connection pin
4	RSTX/PF2	A	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F214H/F213H/F212H.
5	P04/INT04/AN04/HCLK1 /EC0	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the external clock input. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.
6	P05/AN05/TO00/HCLK2	E	General-purpose I/O port High-current port This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
7	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
8	P12/EC0/DBG	Н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

\*: For the I/O circuit types, see "8.I/O Circuit Type".



## 8. I/O Circuit Type









## 9. Notes on Device Handling

#### Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than  $V_{CC}$  or a voltage lower than  $V_{SS}$  is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "18.1 Absolute Maximum Ratings" of Electrical Characteristics" is applied to the  $V_{CC}$  pin or the  $V_{SS}$  pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

#### Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V<sub>CC</sub> power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in  $V_{CC}$  ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard  $V_{CC}$  value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

#### Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

## 10. Pin Connection

#### Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k $\Omega$ . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

#### **Power supply pins**

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the  $V_{CC}$  pin and the  $V_{SS}$  pin to the power supply and ground outside the device. In addition, connect the current supply source to the  $V_{CC}$  pin and the  $V_{SS}$  pin with low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1  $\mu$ F between the V<sub>CC</sub> pin and the V<sub>SS</sub> pin at a location close to this device.

#### DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

#### **RSTX** pin

Connect the RSTX pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the RSTX pin and the  $V_{CC}$  or  $V_{SS}$  pin when designing the layout of the printed circuit board.

The RSTX/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output can be enabled by the RSTOE bit of the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.



#### C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the  $V_{CC}$  pin must have a capacitance larger than  $C_S$ . For the connection to a smoothing capacitor  $C_S$ , see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and  $C_S$  and the distance between  $C_S$  and the  $V_{SS}$  pin when designing the layout of a printed circuit board.





## 11. Block Diagram (MB95200H Series)





## 12. Block Diagram (MB95210H Series)





## 13. CPU Core

#### Memory Space

The memory space of the MB95200H/210H Series is 64 KB in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95200H/210H Series are shown below.

#### Memory Maps





## 14. I/O Map (MB95200H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	_	(Disabled)	_	_
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	_	(Disabled)	—	_
0007 <sub>H</sub>	SYCC	System clock control register	R/W	XXXXXX11 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R	XXXXXXXAB
000A <sub>H</sub>	TBTC	Timebase timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00000000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0015 <sub>H</sub>	_	(Disabled)	—	_
0016 <sub>H</sub>	PDR6	Port 6 data register	R/W	00000000 <sub>B</sub>
0017 <sub>H</sub>	DDR6	Port 6 direction register	R/W	00000000 <sub>B</sub>
0018 <sub>H</sub> to 0027 <sub>H</sub>	—	(Disabled)	_	—
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	PDRG	Port G data register	R/W	00000000 <sub>B</sub>
002B <sub>H</sub>	DDRG	Port G direction register	R/W	00000000 <sub>B</sub>
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>	—	(Disabled)		—
0035 <sub>H</sub>	PULG	Port G pull-up register	R/W	00000000 <sub>B</sub>
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	00000000 <sub>B</sub>
0039 <sub>H</sub>	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	00000000 <sub>B</sub>
003A <sub>H</sub> to 0048 <sub>H</sub>	_	(Disabled)	—	_
0049 <sub>H</sub>	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	_
0050 <sub>H</sub>	SCR	LIN-UART serial control register	R/W	00000000 <sub>B</sub>
0051 <sub>H</sub>	SMR	LIN-UART serial mode register	R/W	00000000 <sub>B</sub>
0052 <sub>H</sub>	SSR	LIN-UART serial status register	R/W	00001000 <sub>B</sub>
0053 <sub>H</sub>	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 <sub>B</sub>
0054 <sub>H</sub>	ESCR	LIN-UART extended status control register	R/W	00000100 <sub>B</sub>
0055 <sub>H</sub>	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056 <sub>H</sub> to 006B <sub>H</sub>	_	(Disabled)	_	_
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register (Upper)	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register (Lower)	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub> to 0071 <sub>H</sub>	_	(Disabled)	_	_
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub> to 0075 <sub>H</sub>	_	(Disabled)	_	
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)		
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	ILR2	Interrupt level setting register 2	R/W	11111111 <sub>B</sub>
007C <sub>H</sub>	ILR3	Interrupt level setting register 3	R/W	11111111 <sub>B</sub>
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>		(Disabled)		_
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F98 <sub>H</sub>	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	00000000 <sub>B</sub>
0F99 <sub>H</sub>	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9A <sub>H</sub>	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	00000000 <sub>B</sub>
0F9B <sub>H</sub>	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000 <sub>B</sub>
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	_	(Disabled)	_	
0FBC <sub>H</sub>	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 <sub>B</sub>
0FBD <sub>H</sub>	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 <sub>B</sub>
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	_	_
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)		00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	_	(Disabled)		_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>B</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0FE6 <sub>H</sub> to 0FE7 <sub>H</sub>	—	(Disabled)		—
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	XX000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXXB
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXXB
0FED <sub>H</sub>	_	(Disabled)	_	—
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0FEF <sub>H</sub> to 0FFF <sub>H</sub>	_	(Disabled)		_

#### R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

## Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.



## 15. I/O Map (MB95210H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 <sub>H</sub>	PDR0	Port 0 data register	R/W	00000000 <sub>B</sub>
0001 <sub>H</sub>	DDR0	Port 0 direction register	R/W	00000000 <sub>B</sub>
0002 <sub>H</sub>	PDR1	Port 1 data register	R/W	00000000 <sub>B</sub>
0003 <sub>H</sub>	DDR1	Port 1 direction register	R/W	00000000 <sub>B</sub>
0004 <sub>H</sub>	_	(Disabled)	—	_
0005 <sub>H</sub>	WATR	Oscillation stabilization wait time setting register	R/W	11111111 <sub>B</sub>
0006 <sub>H</sub>	_	(Disabled)	—	_
0007 <sub>H</sub>	SYCC	System clock control register	R/W	XXXXXX11 <sub>B</sub>
0008 <sub>H</sub>	STBC	Standby control register	R/W	00000XXX <sub>B</sub>
0009 <sub>H</sub>	RSRR	Reset source register	R	XXXXXXXAB
000A <sub>H</sub>	TBTC	Timebase timer control register	R/W	00000000 <sub>B</sub>
000B <sub>H</sub>	WPCR	Watch prescaler control register	R/W	00000000 <sub>B</sub>
000C <sub>H</sub>	WDTC	Watchdog timer control register	R/W	00000000 <sub>B</sub>
000D <sub>H</sub>	SYCC2	System clock control register 2	R/W	XX100011 <sub>B</sub>
000E <sub>H</sub> to 0015 <sub>H</sub>	_	(Disabled)	_	_
0016 <sub>H</sub>	—	(Disabled)	_	—
0017 <sub>H</sub>	—	(Disabled)	—	_
0018 <sub>H</sub> to 0027 <sub>H</sub>	—	(Disabled)	_	_
0028 <sub>H</sub>	PDRF	Port F data register	R/W	00000000 <sub>B</sub>
0029 <sub>H</sub>	DDRF	Port F direction register	R/W	00000000 <sub>B</sub>
002A <sub>H</sub>	—	(Disabled)	—	_
002B <sub>H</sub>	_	(Disabled)	_	_
002C <sub>H</sub>	PUL0	Port 0 pull-up register	R/W	00000000 <sub>B</sub>
002D <sub>H</sub> to 0034 <sub>H</sub>	—	(Disabled)	—	_
0035 <sub>H</sub>	_	(Disabled)	_	_
0036 <sub>H</sub>	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0037 <sub>H</sub>	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 <sub>B</sub>
0038 <sub>H</sub>	_	(Disabled)	_	—
0039 <sub>H</sub>	_	(Disabled)		_
003A <sub>H</sub> to 0048 <sub>H</sub>	_	(Disabled)		_
0049 <sub>H</sub>	_	(Disabled)	_	



Address	Register abbreviation	Register name	R/W	Initial value
004A <sub>H</sub>	EIC20	External interrupt circuit control register ch. 4	R/W	00000000 <sub>B</sub>
004B <sub>H</sub>	EIC30	External interrupt circuit control register ch. 6	R/W	00000000 <sub>B</sub>
004C <sub>H</sub> to 004F <sub>H</sub>	_	(Disabled)	_	_
0050 <sub>H</sub>	_	(Disabled)	_	_
0051 <sub>H</sub>	_	(Disabled)		_
0052 <sub>H</sub>	_	(Disabled)	_	_
0053 <sub>H</sub>	_	(Disabled)	_	_
0054 <sub>H</sub>	_	(Disabled)	_	_
0055 <sub>H</sub>	_	(Disabled)	_	_
0056 <sub>H</sub> to 006B <sub>H</sub>	_	(Disabled)	_	_
006C <sub>H</sub>	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 <sub>B</sub>
006D <sub>H</sub>	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 <sub>B</sub>
006E <sub>H</sub>	ADDH	8/10-bit A/D converter data register (Upper)	R/W	00000000 <sub>B</sub>
006F <sub>H</sub>	ADDL	8/10-bit A/D converter data register (Lower)	R/W	00000000 <sub>B</sub>
0070 <sub>H</sub> to 0071 <sub>H</sub>	_	(Disabled)	_	_
0072 <sub>H</sub>	FSR	Flash memory status register	R/W	000X0000 <sub>B</sub>
0073 <sub>H</sub> to 0075 <sub>H</sub>	_	(Disabled)	_	—
0076 <sub>H</sub>	WREN	Wild register address compare enable register	R/W	00000000 <sub>B</sub>
0077 <sub>H</sub>	WROR	Wild register data test setting register	R/W	00000000 <sub>B</sub>
0078 <sub>H</sub>	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	—	_
0079 <sub>H</sub>	ILR0	Interrupt level setting register 0	R/W	11111111 <sub>B</sub>
007A <sub>H</sub>	ILR1	Interrupt level setting register 1	R/W	11111111 <sub>B</sub>
007B <sub>H</sub>	_	(Disabled)		_
007C <sub>H</sub>	_	(Disabled)	—	_
007D <sub>H</sub>	ILR4	Interrupt level setting register 4	R/W	11111111 <sub>B</sub>
007E <sub>H</sub>	ILR5	Interrupt level setting register 5	R/W	11111111 <sub>B</sub>
007F <sub>H</sub>	_	(Disabled)		_
0F80 <sub>H</sub>	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 <sub>B</sub>
0F81 <sub>H</sub>	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 <sub>B</sub>
0F82 <sub>H</sub>	WRDR0	Wild register data setting register ch. 0	R/W	00000000 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0F83 <sub>H</sub>	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 <sub>B</sub>
0F84 <sub>H</sub>	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 <sub>B</sub>
0F85 <sub>H</sub>	WRDR1	Wild register data setting register ch. 1	R/W	00000000 <sub>B</sub>
0F86 <sub>H</sub>	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 <sub>B</sub>
0F87 <sub>H</sub>	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 <sub>B</sub>
0F88 <sub>H</sub>	WRDR2	Wild register data setting register ch. 2	R/W	00000000 <sub>B</sub>
0F89 <sub>H</sub> to 0F91 <sub>H</sub>	_	(Disabled)	_	_
0F92 <sub>H</sub>	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F93 <sub>H</sub>	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 <sub>B</sub>
0F94 <sub>H</sub>	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 <sub>B</sub>
0F95 <sub>H</sub>	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 <sub>B</sub>
0F96 <sub>H</sub>	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 <sub>B</sub>
0F97 <sub>H</sub>		(Disabled)	_	_
0F98 <sub>H</sub>		(Disabled)	_	_
0F99 <sub>H</sub>	_	(Disabled)		_
0F9A <sub>H</sub>	_	(Disabled)	—	_
0F9B <sub>H</sub>	_	(Disabled)		_
0F9C <sub>H</sub> to 0FBB <sub>H</sub>	_	(Disabled)	_	
0FBC <sub>H</sub>		(Disabled)	_	_
0FBD <sub>H</sub>	_	(Disabled)		_
0FBE <sub>H</sub> to 0FC2 <sub>H</sub>	_	(Disabled)	_	—
0FC3 <sub>H</sub>	AIDRL	A/D input disable register (Lower)	R/W	00000000 <sub>B</sub>
0FC4 <sub>H</sub> to 0FE3 <sub>H</sub>	_	(Disabled)	_	_
0FE4 <sub>H</sub>	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX <sub>E</sub>
0FE5 <sub>H</sub>	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX <sub>B</sub>
0FE6 <sub>H</sub> to 0FE7 <sub>H</sub>	_	(Disabled)	_	_
0FE8 <sub>H</sub>	SYSC	System configuration register	R/W	11000011 <sub>B</sub>



Address	Register abbreviation	Register name	R/W	Initial value
0FE9 <sub>H</sub>	CMCR	Clock monitoring control register	R/W	XX000000 <sub>B</sub>
0FEA <sub>H</sub>	CMDR	Clock monitoring data register	R/W	00000000 <sub>B</sub>
0FEB <sub>H</sub>	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXXB
0FEC <sub>H</sub>	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXXB
0FED <sub>H</sub>	—	(Disabled)	_	—
0FEE <sub>H</sub>	ILSR	Input level select register	R/W	00000000 <sub>B</sub>
0FEF <sub>H</sub> to 0FFF <sub>H</sub>	_	(Disabled)	_	_

#### **R/W** access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

#### Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.



## 16. Interrupt Source Table (MB95200H Series)

		Vector tab	le address	Difference	Priority order of in-
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	terrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ0	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High
External interrupt ch. 5	IRQ1	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	] .
External interrupt ch. 2	IRQ2	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	] . ▲
External interrupt ch. 6					
External interrupt ch. 3	IRQ3	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]	
External interrupt ch. 7					
	IRQ4	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	
LIN-UART (reception)	IRQ7	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
LIN-UART (transmission)	IRQ8	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
_	IRQ9	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
8/16-bit composite timer ch. 1 (Upper)	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	
Timebase timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
_	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	] ↓
8/16-bit composite timer ch. 1 (Lower)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low



## 17. Interrupt Source Table (MB95210H Series)

	la ta mund	Vector tab	le address	Dit nome of	Priority order of in-
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	terrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ0	FFFA <sub>H</sub>	FFFB <sub>H</sub>	L00 [1:0]	High
_	IRQ1	FFF8 <sub>H</sub>	FFF9 <sub>H</sub>	L01 [1:0]	
-	IRQ2	FFF6 <sub>H</sub>	FFF7 <sub>H</sub>	L02 [1:0]	] ▲
External interrupt ch. 6				[]	
<u> </u>	IRQ3	FFF4 <sub>H</sub>	FFF5 <sub>H</sub>	L03 [1:0]	
	IRQ4	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEE <sub>H</sub>	FFEF <sub>H</sub>	L06 [1:0]	
_	IRQ7	FFEC <sub>H</sub>	FFED <sub>H</sub>	L07 [1:0]	
_	IRQ8	FFEA <sub>H</sub>	FFEB <sub>H</sub>	L08 [1:0]	
	IRQ9	FFE8 <sub>H</sub>	FFE9 <sub>H</sub>	L09 [1:0]	
_	IRQ10	FFE6 <sub>H</sub>	FFE7 <sub>H</sub>	L10 [1:0]	
_	IRQ11	FFE4 <sub>H</sub>	FFE5 <sub>H</sub>	L11 [1:0]	
_	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1:0]	
_	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1:0]	
_	IRQ14	FFDE <sub>H</sub>	FFDF <sub>H</sub>	L14 [1:0]	
_	IRQ15	FFDC <sub>H</sub>	FFDD <sub>H</sub>	L15 [1:0]	
_	IRQ16	FFDA <sub>H</sub>	FFDB <sub>H</sub>	L16 [1:0]	
_	IRQ17	FFD8 <sub>H</sub>	FFD9 <sub>H</sub>	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1:0]	
Timebase timer	IRQ19	FFD4 <sub>H</sub>	FFD5 <sub>H</sub>	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1:0]	
	IRQ21	FFD0 <sub>H</sub>	FFD1 <sub>H</sub>	L21 [1:0]	
_	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1:0]	] ♥
Flash memory	IRQ23	FFCC <sub>H</sub>	FFCD <sub>H</sub>	L23 [1:0]	Low





## **18. Electrical Characteristics**

## 18.1 Absolute Maximum Ratings

Paramotor	Symbol	Rat	ting	Unit	Bomarka
Parameter	Symbol	Min	Max		Remarks
Power supply voltage*1	V <sub>CC</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6	V	
Input voltage*1	V <sub>I1</sub>	V <sub>SS</sub> -0.3	V <sub>CC</sub> +0.3	V	Other than PF2*2
input voltage	V <sub>I2</sub>	V <sub>SS</sub> -0.3	10.5	V	PF2
Output voltage*1	V <sub>O</sub>	V <sub>SS</sub> -0.3	V <sub>SS</sub> +6	V	*2
Maximum clamp current	I <sub>CLAMP</sub>	-2	+2	mA	Applicable to pins listed in *3
Total maximum clamp current	$\Sigma   _{CLAMP} $	_	20	mA	Applicable to pins listed in *3
"L" level maximum output	I <sub>OL1</sub>		15	mA	Other than P05, P06, P62 and P63* <sup>4</sup>
current	I <sub>OL2</sub>		15		P05, P06, P62 and P63 <sup>*4</sup>
"L" level average current	I <sub>OLAV1</sub>		4	- mA	Other than P05, P06, P62 and P63* <sup>4</sup> Average output current = operating current × operating ratio (1 pin)
L level average current	I <sub>OLAV2</sub>		12		P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	$\Sigma I_{OL}$	_	100	mA	
"L" level total average output current	$\Sigma I_{OLAV}$	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output	I <sub>OH1</sub>		-15		Other than P05, P06, P62 and P63* <sup>4</sup>
current	I <sub>OH2</sub>	_	-15	mA	P05, P06, P62 and P63* <sup>4</sup>
"I" lovel everage everage	I <sub>OHAV1</sub>		-4		Other than P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
"H" level average current	I <sub>OHAV2</sub>		-8	- mA	P05, P06, P62 and P63 <sup>*4</sup> Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	$\Sigma I_{OH}$	—	-100	mA	
"H" level total average output current	$\Sigma I_{OHAV}$	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd		320	mW	
Operating temperature	T <sub>A</sub>	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	



- \*1: The parameter is based on  $V_{SS}$  = 0.0 V.
- \*2: V<sub>I</sub> and V<sub>O</sub> must not exceed V<sub>CC</sub>+0.3 V. V<sub>I</sub> must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I<sub>CLAMP</sub> rating is used instead of the V<sub>I</sub> rating.
- \*3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00 to P03, P07, P62 to P64, PG1, PG2, PF0 and PF1 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.)
  - Use under recommended operating conditions.
  - · Use with DC voltage (current).
  - The HV (High Voltage) signal is an input signal exceeding the V<sub>CC</sub> voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
  - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current of stationary current.
  - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the V<sub>CC</sub> pin, affecting other devices.
  - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
  - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
  - Do not leave the HV (High Voltage) input pin unconnected.
  - · Example of a recommended circuit:



\*4: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

WARNING: A semiconductor device may be damaged by applying stress (voltage, current, temperature, etc.) in excess of the absolute maximum rating. Therefore, ensure that not a single parameter exceeds its absolute maximum rating.



 $(V_{ee} = 0.0 V)$ 



#### 18.2 Recommended Operating Conditions

Parameter	Symbol	Va	lue	Unit	Ba	marks			
Parameter	Symbol	Min	Max	Onit	Re	marks			
		2.4* <sup>1*2</sup>	5.5* <sup>1</sup>		In normal operation	Other than on shin debug mode			
Power supply	V	2.3	5.5	v	Hold condition in stop mode	Other than on-chip debug mode			
voltage	V <sub>CC</sub>	2.9	2.9 5.5		In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode				
Smoothing capacitor	C <sub>S</sub>	0.022	1	μF	*3				
Operating	т	-40	+85	°C	Other than on-chip debug functi	on			
temperature T <sub>A</sub>		+5	+35		On-chip debug function				

\*1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

\*2: The value is 2.88 V when the low-voltage detection reset is used.

\*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V<sub>CC</sub> pin must have a capacitance larger than C<sub>S</sub>. For the connection to a smoothing capacitor C<sub>S</sub>, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C<sub>S</sub> and the distance between C<sub>S</sub> and the V<sub>SS</sub> pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the electrical characteristics of the device are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact sales representatives beforehand.



#### **18.3 DC Characteristics**

		1		(\		.0 V±10%, V		0 V, T <sub>A</sub> = -40°C to +85°C
Parameter	Symbol	Pin name	Condition		Value	1	Unit	Remarks
				Min	Тур	Мах		
	V <sub>IHI</sub>	P04	*1	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> +0.3	v	When CMOS input level (hysteresis input) is selected
"H" level input voltage	V <sub>IHS</sub>	P00 to P07, P12, P62 to P64, PF0 to PF1, PG1 to PG2	*1	0.8 V <sub>CC</sub>	_	V <sub>CC</sub> +0.3	v	Hysteresis input
	V <sub>IHM</sub>	PF2	—	0.7 V <sub>CC</sub>		10.5	V	Hysteresis input*5
	V <sub>IL</sub>	P04	*1	V <sub>SS</sub> -0.3	_	0.3 V <sub>CC</sub>	v	When CMOS input level (hysteresis input) is selected
"L" level input voltage	V <sub>ILS</sub>	P00 to P07, P12, P62 to P64, PF0 to PF1, PG1 to PG2	*1	V <sub>SS</sub> -0.3	_	0.2 V <sub>CC</sub>	v	Hysteresis input
	V <sub>ILM</sub>	PF2	—	V <sub>SS</sub> -0.3	—	0.3 V <sub>CC</sub>	V	Hysteresis input
Open-drain output application voltage	V <sub>D</sub>	PF2, P12	_	V <sub>SS</sub> –0.3	_	V <sub>SS</sub> +5.5	v	
"H" level output voltage	V <sub>OH1</sub>	Output pins other than P05, P06, P62, P63, PF2 and P12 <sup>*2</sup>	I <sub>OH</sub> = -4 mA	V <sub>CC</sub> -0.5	_	_	v	
	V <sub>OH2</sub>	P05, P06, P62, P63 <sup>*2</sup>	I <sub>OH</sub> = -8 mA	V <sub>CC</sub> -0.5	_	_	V	
"L" level output	V <sub>OL1</sub>	Output pins other than P05, P06, P62 and P63 <sup>*2</sup>	I <sub>OL</sub> = 4 mA	_	_	0.4	v	
voltage	V <sub>OL2</sub>	P05, P06, P62, P63 <sup>*2</sup>	I <sub>OL</sub> = 2 mA		_	0.4	V	
Input leak current (Hi-Z output leak current)	ILI	All input pins	0.0 V < V <sub>I</sub> < V <sub>CC</sub>	-5	_	+5	μA	When pull-up resistance is disabled
Pull-up resistance	R <sub>PULL</sub>	P00 to P07, PG1, PG2 <sup>*3</sup>	V <sub>1</sub> = 0 V	25	50	100	kΩ	When pull-up resistance is enabled

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 



Devemeter	Symbol	Pin name	Condition		Value	)	Unit	Remarks
Parameter	Symbol	Finnanie	Condition	Min	Тур	Max	Unit	itemarks
Input capacitance	C <sub>IN</sub>	Other than $V_{CC}$ and $V_{SS}$	f = 1 MHz	_	5	15	pF	
			V <sub>CC</sub> = 5.5 V F <sub>CH</sub> = 32 MHz	_	13	17	mA	Flash memory product (except writing and erasing)
	I <sub>CC</sub>		F <sub>MP</sub> = 16 MHz Main clock mode (divided by 2)	_	33.5	39.5	mA	Flash memory product (at writing and erasing)
				_	15	21	mA	At A/D conversion
	I <sub>CCS</sub>		$V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ $F_{MP} = 16 MHz$ Main sleep mode (divided by 2)	_	5.5	9	mA	
Power supply current* <sup>4</sup>	I <sub>CCL</sub>	V <sub>CC</sub> (External clock operation)	$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = +25 \text{ °C}$	_	65	153	μA	
	I <sub>CCLS</sub>		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_{A} = +25 \text{ °C}$	_	10	84	μA	
	I <sub>сст</sub>		$V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = +25^{\circ}C$	_	5	30	μA	

(V\_{CC} = 5.0 V±10%, V\_{SS} = 0.0 V, T\_A = -40°C to +85°C)



Demonstern	Symbol	Pin name	O a malifi a m		Value		Unit	Remarks
Parameter			Condition	Min	Тур	Max		
Power supply current*4	I <sub>CCMCR</sub>		$V_{CC}$ = 5.5 V $F_{CRH}$ = 10 MHz $F_{MP}$ = 10 MHz Main CR clock mode	_	8.6	_	mA	
	I <sub>CCSCR</sub>	V <sub>CC</sub>	$V_{CC}$ = 5.5 V Sub-CR clock mode (divided by 2) $T_A$ = +25 °C	_	110	410	μΑ	
	I <sub>CCTS</sub>	V <sub>CC</sub> (External clock	$V_{CC}$ = 5.5 V $F_{CH}$ = 32 MHz Timebase timer mode $T_A$ = +25 °C	_	1.1	3	mA	
	I <sub>ССН</sub>	operation)	$V_{CC}$ = 5.5 V Substop mode $T_A$ = +25 °C	_	3.5	22.5	μA	Main stop mode for single clock selection
	I <sub>LVD</sub>		Current consumption for low-voltage detection circuit only	_	37	54	μA	
	I <sub>CRH</sub>	V <sub>CC</sub>	Current consumption for the internal main CR oscillator	_	0.5	0.6	mA	
	I <sub>CRL</sub>		Current consumption for the internal sub-CR oscillator oscillating at 100 kHz		20	72	μΑ	

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

\*1: The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

\*2: P62 and P63 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

\*3: P00 to P03, P07, PG1 and PG2 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.

\*4: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I<sub>LVD</sub>) to a specified value. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I<sub>CRH</sub>, I<sub>CRL</sub>) and a specified value. In on-chip debug mode, the CR oscillator (I<sub>CRH</sub>) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

• See "18.4. AC Characteristics: 18.4.1.Clock Timing" for F<sub>CH</sub> and F<sub>CL</sub>.

• See "18.4. AC Characteristics: 18.4.2. Source Clock/Machine Clock" for F<sub>MP</sub> and F<sub>MPL</sub>.

\*5 : PF2 act as high voltage supply for the flash memory during program and erase. It can tolerate high voltage input. For details, see section "18.6. Flash Memory Program/Erase Characteristics".



#### **18.4 AC Characteristics**

#### 18.4.1 Clock Timing

(V\_{CC} = 2.4 V to 5.5 V, V\_{SS} = 0.0 V, T\_A = -40^{\circ}C to +85°C)

Parameter	Symbol	Pin name	0	Value			11	<b>D</b>		
			Condition	Min	Тур	Max	Unit	Remarks		
Clock frequency	F <sub>CH</sub>	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used		
		X0	X1 open	1		12	MHz	When the main external clock is used		
		X0, X1	*		_	32.5	MHz			
		HCLK1, HCLK2	_	1						
	F <sub>CRH</sub>	_	_	9.7	10	10.3	MHz			
				7.76	8	8.24	MHz			
				0.97	1	1.03	MHz			
				9.55	10	10.45	MHz			
				7.64	8	8.36	MHz	$3.3 \text{ V} \le \text{Vcc} \le 5.5 \text{ V} (40 ^{\circ}\text{C} < \text{T}_{\text{A}} \le 85 ^{\circ}\text{C})$		
				0.955	1	1.045	MHz			
				9.5	10	10.5	MHz	When the main CR clock is used 2.4 V $\leq$ Vcc $<$ 3.3 V (-40 °C $\leq$ T <sub>A</sub> $<$ 0 °C, 40 °C $<$ T <sub>A</sub> $\leq$ 85 °C		
				7.6	8	8.4	MHz			
				0.95	1	1.05	MHz			
	F <sub>CL</sub>	X0A, X1A	_	-	32.768	_	kHz	When the sub oscillation circuit is used		
				_	32.768	—	kHz	When the sub-external clock is used		
	F <sub>CRL</sub>	_		50	100	200	kHz	When the sub-CR clock is used		
Clock cycle time		X0, X1	_	61.5		1000	ns	When the main oscillation circuit is used		
	t <sub>HCYL</sub>	X0	X1 open	83.4		1000	ns	When the external clock is used		
		X0, X1	*		_	1000	ns			
		HCLK1, HCLK2	30	30.8						
	t <sub>LCYL</sub>	X0A, X1A	_	_	30.5	—	μs	When the subclock is used		
Input clock pulse width	t <sub>WH1</sub> t <sub>WL1</sub>	X0	X1 open	33.4			ns	When the external clock is used, the		
		X0, X1	*		_	_	ns	duty ratio should range between 40% and 60%.		
		HCLK1, HCLK2	_	12.4						
	t <sub>WH2</sub> t <sub>WL2</sub>	X0A	_	_	15.2	_	μs			



					00		,	00 / //	
Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks	
Farameter	Symbol			Min	Тур	Max	Unit	Remarks	
Input clock rise time and fall time	t <sub>CR</sub> t <sub>CF</sub>	X0	X1 open		—	5	ns	When the external clock is used	
		X0, X1	*		_	5	ns		
		HCLK1, HCLK2	_						
CR oscillation start time	t <sub>CRHWK</sub>	—	_		—	80	μs	When the main CR clock is used	
	t <sub>CRLWK</sub>	—	_		—	10	μs	When the sub-CR clock is used	

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

\* : The external clock signal is input to X0 and the inverted external clock signal to X1.






18.4.2 Source Clock/Machine Clock

(V<sub>CC</sub> = 5.0 V±10%, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Baramatar	Symbol	Pin		Value		Unit	Remarks	
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
			61.5	_	2000	ns	When the main external clock is used Min: $F_{CH}$ = 32.5 MHz, divided by 2 Max: $F_{CH}$ = 1 MHz, divided by 2	
Source clock cycle time* <sup>1</sup>	t <sub>SCLK</sub>	_	100	_	1000	ns	When the main CR clock is used Min: F <sub>CRH</sub> = 10 MHz Max: F <sub>CRH</sub> = 1 MHz	
			_	61		μs	When the sub-CR clock is used $F_{CL}$ = 32.768 kHz, divided by 2	
			_	20		μs	When the sub-oscillation clock is used $F_{CRL}$ = 100 kHz, divided by 2	
	E		0.5	—	16.25	MHz	When the main oscillation clock is used	
Source clock	F <sub>SP</sub>		1	—	10	MHz	When the main CR clock is used	
frequency				—	16.384	_	kHz	When the sub-oscillation clock is used
	F <sub>SPL</sub>		_	50	_	kHz	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz, divided by 2	
			61.5	_	32000	ns	When the main oscillation clock is used Min: $F_{SP}$ = 16.25 MHz, no division Max: $F_{SP}$ = 0.5 MHz, divided by 16	
Machine clock cycle time* <sup>2</sup> (minimum	+		100	_	16000	ns	When the main CR clock is used Min: F <sub>SP</sub> = 10 MHz Max: F <sub>SP</sub> = 1 MHz, divided by 16	
instruction execution time)	t <sub>MCLK</sub>	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F <sub>SPL</sub> = 16.384 kHz, no division Max: F <sub>SPL</sub> = 16.384 kHz, divided by 16	
			20	_	320	μs	When the sub-CR clock is used Min: F <sub>SPL</sub> = 50 kHz, no division Max: F <sub>SPL</sub> = 50 kHz, divided by 16	
	F.		0.031	_	16.25	MHz	When the main oscillation clock is used	
Machine clock	F <sub>MP</sub>		0.0625	_	10	MHz	When the main CR clock is used	
frequency		-	1.024	_	16.384	kHz	When the sub-oscillation clock is used	
	F <sub>MPL</sub>		3.125	_	50	kHz	When the sub-CR clock is used F <sub>CRL</sub> = 100 kHz	

\*1: This is the clock before it is divided according to the division ratio set by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio selection bits (SYCC : DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

\*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16









## 18.4.3 External Reset

 $(V_{CC} = 5.0 \text{ V}\pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Value		Unit	Remarks	
Farameter	Symbol	Min Max		Unit	Remarks	
		2 t <sub>MCLK</sub> * <sup>1</sup>	_	ns	In normal operation	
RSTX "L" level pulse width	t <sub>RSTL</sub>	Oscillation time of the oscil- lator* <sup>2</sup> +100	_	μs	In stop mode, subclock mode, sub-sleep mode, watch mode, and power on	
		100	_	μs	In timebase timer mode	

\*1: See "18.4.2. Source Clock/Machine Clock" for t<sub>MCLK</sub>.

\*2: The oscillation time of an oscillator is the time that the amplitude reaches 90%. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of μs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several μs and several ms.





## 18.4.4 Power-on Reset

						$(V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$	
Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Parameter	Symbol Condition		Min	Max	Unit	Relidins	
Power supply rising time	t <sub>R</sub>	—	—	50	ms		
Power supply cutoff time	t <sub>OFF</sub>	—	1	—	ms	Wait time until power-on	



#### 18.4.5 Peripheral Input Timing

(V<sub>CC</sub> = 5.0 V±10%, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Pin name	Va	Unit	
r al ameter	Symbol	Fill hame	Min	Max	Unit
Peripheral input "H" pulse width	t <sub>ILIH</sub>	INT02 to INT07, EC0, EC1 <sup>*2</sup>	2 t <sub>MCLK</sub> *1	_	ns
Peripheral input "L" pulse width	t <sub>IHIL</sub>		2 t <sub>MCLK</sub> *1		ns

\*1: See "18.4.2. Source Clock/Machine Clock" for t<sub>MCLK</sub>.

\*2: INT02, INT03, INT05, INT07 and EC1 are available in MB95F204H/F203H/F202H/F204K/F203K/F202K.





## 18.4.6 LIN-UART Timing (Available in MB95F204H/F203H/F202H/F204K/F203K/F202K only)

Sampling is executed at the rising edge of the sampling clock<sup>\*1</sup>, and serial clock delay is disabled<sup>\*2</sup>.(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)  $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	Unit		
Faidilielei	Symbol			Min	Мах		
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t <sub>SLOVI</sub>	SCK, SOT	Internal clock operation output pin:	-95	+95	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	t <sub>IVSHI</sub>	SCK, SIN	$C_L = 80 \text{ pF}+1 \text{ TTL}$	t <sub>MCLK</sub> * <sup>3</sup> +190	—	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN		0	—	ns	
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		3 t <sub>MCLK</sub> * <sup>3</sup> –t <sub>R</sub>	—	ns	
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		t <sub>MCLK</sub> * <sup>3</sup> +95	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t <sub>SLOVE</sub>	SCK, SOT	External clock	_	2 t <sub>MCLK</sub> * <sup>3</sup> +95	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	t <sub>IVSHE</sub>	SCK, SIN	operation output pin:	190	—	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t <sub>SHIXE</sub>	SCK, SIN	C <sub>L</sub> = 80 pF+1 TTL	t <sub>MCLK</sub> * <sup>3</sup> +95	—	ns	
SCK fall time	t <sub>F</sub>	SCK		—	10	ns	
SCK rise time	t <sub>R</sub>	SCK			10	ns	

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "18.4.2. Source Clock/Machine Clock" for t<sub>MCLK</sub>.







tivshe

0.8 Vcc

0.2 Vcc

t<sub>SHIXE</sub>

0.8 Vcc

0.2 Vcc

2.4 V

0.8 V

SOT

SIN



Sampling is executed at the falling edge of the sampling clock<sup>\*1</sup>, and serial clock delay is disabled<sup>\*2</sup>.(ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)  $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Va	Unit	
Falameter	Symbol	Fill lidille	Condition	Min Max		
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock operation output pin:	-95	+95	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	$C_L = 80 \text{ pF}+1 \text{ TTL}$	t <sub>MCLK</sub> * <sup>3</sup> +190	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SLIXI</sub>	SCK, SIN		0	—	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK		3 t <sub>MCLK</sub> * <sup>3</sup> –t <sub>R</sub>	—	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK		t <sub>MCLK</sub> * <sup>3</sup> +95		ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVE</sub>	SCK, SOT	External clock	—	2 t <sub>MCLK</sub> * <sup>3</sup> +95	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLE</sub>	SCK, SIN	operation output pin:	190	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SLIXE</sub>	SCK, SIN	C <sub>L</sub> = 80 pF+1 TTL	t <sub>MCLK</sub> * <sup>3</sup> +95	—	ns
SCK fall time	t <sub>F</sub>	SCK		—	10	ns
SCK rise time	t <sub>R</sub>	SCK			10	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

\*3: See "18.4.2. Source Clock/Machine Clock" for t<sub>MCLK</sub>.











Sampling is executed at the rising edge of the sampling  $clock^{*1}$ , and serial clock delay is  $enabled^{*2}$ .(ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)

Parameter	Symbol	Pin name	Condition	Va	Unit	
Faranieter	Symbol	Finnanie	Condition	Min	Max	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLI</sub>	SCK, SIN	operation output pin:	t <sub>MCLK</sub> * <sup>3</sup> +190	—	ns
SCK $\downarrow \rightarrow$ valid SIN hold time	t <sub>SLIXI</sub>	SCK, SIN	C <sub>L</sub> = 80 pF+1 TTL	0	—	ns
$SOT  o SCK \downarrow delay$ time	t <sub>SOVLI</sub>	SCK, SOT		—	4 t <sub>MCLK</sub> * <sup>3</sup>	ns

 $(V_{CC} = 5.0 \text{ V}\pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "18.4.2. Source Clock/Machine Clock" for t<sub>MCLK</sub>.





Sampling is executed at the falling edge of the sampling  $clock^{*1}$ , and serial clock delay is enabled<sup>\*2</sup>. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Condition	Val	Unit	
Falameter	Symbol	Fill lialle	Condition	Min	Мах	Unit
Serial clock cycle time	t <sub>SCYC</sub>	SCK		5 t <sub>MCLK</sub> * <sup>3</sup>	—	ns
SCK $\downarrow \rightarrow$ SOT delay time	t <sub>SLOVI</sub>	SCK, SOT	Internal clock operation	-95	+95	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t <sub>IVSHI</sub>	SCK, SIN	output pin:	t <sub>MCLK</sub> * <sup>3</sup> +190	—	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN	C <sub>L</sub> = 80 pF+1 TTL	0	—	ns
$\text{SOT} \rightarrow \text{SCK} \uparrow \text{delay time}$	t <sub>SOVHI</sub>	SCK, SOT		—	4 t <sub>MCLK</sub> * <sup>3</sup>	ns

\*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

\*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

\*3: See "18.4.2.Source Clock/Machine Clock" for t<sub>MCLK</sub>.





## 18.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Devementer	Cumhal		Value		11	Bemerke
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Release voltage	V <sub>DL+</sub>	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V <sub>DL</sub>	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V <sub>HYS</sub>	70	100	—	mV	
Power supply start voltage	V <sub>off</sub>		_	2.3	V	
Power supply end voltage	V <sub>on</sub>	4.9	_	—	V	
Power supply voltage change	+	1	_	_	μs	Slope of power supply that the reset release signal generates
time (at power supply rise)	t <sub>r</sub>	_	3000	_	μs	Slope of power supply that the reset release signal generates within the rating $(V_{DL^+})$
Power supply voltage change		300	_	_	μs	Slope of power supply that the reset detection signal generates
time (at power supply fall)	t <sub>f</sub>	_	300	—	μs	Slope of power supply that the reset detection signal generates within the rating $(V_{DL-})$
Reset release delay time	t <sub>d1</sub>	-	—	300	μs	
Reset detection delay time	t <sub>d2</sub>	_	_	20	μs	









## 18.5 A/D Converter

18.5.1 A/D Converter Electrical Characteristics

# (V\_{CC} = 4.0 V to 5.5 V, V\_{SS} = 0.0 V, T\_A = -40^{\circ}C to +85°C)

Deremeter	Symbol		Value		Unit	Domorko
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Resolution		_	—	10	bit	
Total error		-3	—	+3	LSB	
Linearity error	—	-2.5	—	+2.5	LSB	
Differential linear error		-1.9	_	+1.9	LSB	
Zero transition voltage	V <sub>OT</sub>	V <sub>SS</sub> -1.5 LSB	V <sub>SS</sub> +0.5 LSB	V <sub>SS</sub> +2.5 LSB	V	
Full-scale transition voltage	V <sub>FST</sub>	V <sub>CC</sub> -4.5 LSB	V <sub>CC</sub> –2 LSB	V <sub>CC</sub> +0.5 LSB	V	
Compare time		0.9	—	16500	μs	$4.5~V \leq V_{CC} \leq 5.5~V$
	_	1.8	—	16500	μs	$4.0~\text{V} \leq \text{V}_{CC} < 4.5~\text{V}$
Sampling time		0.6	—	¥	μs	$4.5V\!\leq\!V_{CC}\!\leq\!5.5V$ , with external impedance $<5.4~k\Omega$
	1.2 — ¥		¥	μs	$4.0V\!\leq\!V_{CC}\!\leq\!4.5$ V, with external impedance $<2.4~k\Omega$	
Analog input current	I <sub>AIN</sub>	-0.3	—	+0.3	μA	
Analog input voltage	V <sub>AIN</sub>	V <sub>SS</sub>	—	V <sub>CC</sub>	V	



#### 18.5.2 Notes on Using the A/D Converter

### External impedance of analog input and its sampling time

The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





## A/D conversion error

As  $|V_{CC}-V_{SS}|$  decreases, the A/D conversion error increases proportionately.



- 18.5.3 Definitions of A/D Converter Terms
- Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

■ Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000"  $\leftarrow \rightarrow$  "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111"  $\leftarrow \rightarrow$  "11 1111 1110") of the same device.

- Differential linear error (unit: LSB) It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



(Continued)



## (Continued)







## 18.6 Flash Memory Program/Erase Characteristics

Parameter		Value		Unit	Remarks
Farameter	Min	Тур	Max		i tellarka
Chip erase time	—	1* <sup>1</sup>	15* <sup>2</sup>	s	00 <sub>H</sub> programming time prior to erasure is excluded.
Byte programming time	-	32	3600	μs	System-level overhead is excluded.
Erase/program voltage	9.5	10	10.5	V	The erase/program voltage must be applied to the PF2 pin in erase/program.
Current drawn on PF2	_	_	5.0	mA	Current consumption of PF2 pin during flash memory program/erase
Erase/program cycle	-	100000	-	cycle	
Power supply voltage at erase/program	3.0	_	5.5	V	
Flash memory data retention time	20* <sup>3</sup>	—	_	year	Average T <sub>A</sub> = +85°C

\*1:  $T_A$  = +25°C,  $V_{CC}$  = 5.0 V, 100000 cycles

\*2:  $T_A = +85^{\circ}C$ ,  $V_{CC} = 4.5$  V, 100000 cycles

\*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test by using the Arrhenius equation with the average temperature being +85°C).



# **19. Sample Electrical Characteristics**

## Power supply current-temperature



(Continued)



#### (Continued)





Document Number: 002-07463 Rev. \*A



#### (Continued)











ICCSCR - TA VCC=5.5 V, FMPL=50 kHz (divided by 2) Subclock mode with the internal sub-CR clock operating





## Input voltage





### **Output voltage**





## Pull-up





# 20. Mask Options

No.	Part Number	MB95F204H MB95F203H MB95F202H MB95F214H MB95F213H MB95F212H	MB95F204K MB95F203K MB95F202K MB95F214K MB95F213K MB95F212K
	Selection Method	Setting disabled	Setting disabled
1	Low-voltage detection reset •With low-voltage detection reset •Without low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset
2	Reset •With dedicated reset input •Without dedicated reset input	With dedicated reset input	Without dedicated reset input

# 21. Ordering Information

Part Number	Package
MB95F204HP-G-SH-SNE2 MB95F204KP-G-SH-SNE2 MB95F203HP-G-SH-SNE2 MB95F203KP-G-SH-SNE2 MB95F202HP-G-SH-SNE2 MB95F202KP-G-SH-SNE2	24-pin plastic SDIP (DIP-24P-M07)
MB95F204HPF-G-SNE2 MB95F204KPF-G-SNE2 MB95F203HPF-G-SNE2 MB95F203KPF-G-SNE2 MB95F202HPF-G-SNE2 MB95F202KPF-G-SNE2	20-pin plastic SOP (FPT-20P-M09)
MB95F214HPH-G-SNE2 MB95F214KPH-G-SNE2 MB95F213HPH-G-SNE2 MB95F213KPH-G-SNE2 MB95F212HPH-G-SNE2 MB95F212KPH-G-SNE2	8-pin plastic DIP (DIP-8P-M03)
MB95F214HPF-G-SNE2 MB95F214KPF-G-SNE2 MB95F213HPF-G-SNE2 MB95F213KPF-G-SNE2 MB95F212HPF-G-SNE2 MB95F212KPF-G-SNE2	8-pin plastic SOP (FPT-8P-M08)



# 22. Package Dimensions





<sup>(</sup>Continued)







<sup>(</sup>Continued)







<sup>(</sup>Continued)



## (Continued)







# 23. Major Changes

## Spansion Publication Number: DS07-12623-5E

Page	Section	Change results	
30	Electrical Characteristics 1. Absolute Maximum Ratings	Changed the characteristics of Input voltage.	
33		Corrected the maximum value of "H" level input voltage for PF2 pin. $V_{CC} + 0.3 \rightarrow 10.5$	
	3. DC Characteristics	Corrected the maximum value of Open-drain output application voltage. 0.2Vcc $\rightarrow$ Vss $+$ 5.5	
36		Added the footnote *5.	
39	4. AC Characteristics (1) Clock Timing	Added a figure of HCLK1/HCLK2.	
42	(2) Source Clock/Machine Clock	Corrected the graph of Operating voltage - Operating frequency (with the on-chip debug function). (Corrected the pitch)	
43	(3) External Reset	Added "and power on" to the remarks column.	
58	6. Flash Memory Program/Erase Characteristics	Added the row of "Current drawn on PF2".	
		Corrected the minimum value of Power supply voltage at erase/program. 4.5 $\rightarrow$ 3.0	

Note: Please see "Document History" about later revised information.

# **Document History**

Document Title: MB95200H/210H Series F <sup>2</sup> MC-8FX 8-bit Microcontroller Document Number: 002-07463						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	-	AKIH	07/16/2010	Migrated to Cypress and assigned document number 002-07463. No change to document contents or format.		
*A	5177811	AKIH	03/18/2016	Updated to Cypress format.		



## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

## PSoC<sup>®</sup> Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system control and evice or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury of eath, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.