BUV21

SWITCHMODE™ Series NPN Silicon Power Transistor

This device is designed for high speed, high current, high power applications.

Features

- High DC Current Gain:
 - h_{FE} min = 20 at I_C = 12 A
- Low V_{CE(sat)}, V_{CE(sat)}
- max = 0.6 V at I_C = 8 A
 Very Fast Switching Times:
 - TF max = $0.4 \mu s$ at $I_C = 25 A$
- These are Pb-Free Devices*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	V _{CEO(SUS)}	200	Vdc	
Collector-Base Voltage	V _{CBO}	250	Vdc	
Emitter-Base Voltage	V _{EBO}	7	Vdc	
Collector-Emitter Voltage (V _{BE} = -1.5 V)	V _{CEX}	250	Vdc	
Collector-Emitter Voltage (R _{BE} = 100 Ω)	V _{CER}	240	Vdc	
Collector–Current – Continuous – Peak (PW ≤ 10 ms)	I _C	40 50	Adc Apk	
Base-Current Continuous	I _B	8	Adc	
Total Device Dissipation @ T _C = 25°C	P _D	250	W	
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to 200	°C	

THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$\theta_{\sf JC}$	0.7	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




ON Semiconductor®

http://onsemi.com

40 AMPERES NPN SILICON POWER METAL TRANSISTOR 200 VOLTS – 250 WATTS

NPN





TO-204AE (TO-3) CASE 197A STYLE 1

MARKING DIAGRAM



BUV21 = Device Code G = Pb-Free Package A = Assembly Location

Y = Year WW = Work Week MEX = Country of Origin

ORDERING INFORMATION

Device	Package	Shipping
BUV21G	TO-204 (Pb-Free)	100 Units / Tray

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


BUV21

ELECTRICAL CHARACTERISTICS

	Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS (Note	e 1)				
Collector–Emitter Sustaining Vo	<u> </u>	V _{CEO(sus)}	200		Vdc
Collector Cutoff Current at Revo (V _{CE} = 250 V, V _{BE} = -1.5 V) (V _{CE} = 250 V, V _{BE} = -1.5 V,	$T_C = 25^{\circ}C$ unless otherwise noted)	I _{CEX}		3.0 12.0	mAdc
Collector–Emitter Cutoff Curren (V _{CE} = 160 V)	nt	I _{CEO}		3.0	mAdc
Emitter-Base Reverse Voltage (I _E = 50 mA)		V _{EBO}	7		V
Emitter-Cutoff Current (V _{EB} = 5 V)		I _{EBO}		1.0	mAdc
SECOND BREAKDOWN					
Second Breakdown Collector C (V _{CE} = 20 V, t = 1 s) (V _{CE} = 140 V, t = 1 s)	Current with base forward biased	I _{S/b}	12 0.15		Adc
ON CHARACTERISTICS (Note	1)				
DC Current Gain (I _C = 12 A, V _{CE} = 2 V) (I _C = 25 A, V _{CE} = 4 V)		h _{FE}	20 10	60	
Collector–Emitter Saturation Vo ($I_C = 12 \text{ A}, I_B = 1.2 \text{ A}$) ($I_C = 25 \text{ A}, I_B = 3 \text{ A}$)	oltage	V _{CE(sat)}		0.6 1.5	Vdc
Base-Emitter Saturation Voltag (I _C = 25 A, I _B = 3 A)	ne e	V _{BE(sat)}		1.5	Vdc
DYNAMIC CHARACTERISTICS	S	<u> </u>	.[l	l
Current Gain – Bandwidth Prod (V _{CE} = 15 V, I _C = 2 A, f = 4 M		f _T	8.0		MHz
SWITCHING CHARACTERISTI	CS (Resistive Load)	<u> </u>		•	•
Turn-on Time		t _{on}		1.0	μs
Storage Time	$(I_C = 25 \text{ A}, I_{B1} = I_{B2} = 3 \text{ A}, V_{CC} = 100 \text{ V}, R_C = 4 \Omega)$	t _s		1.8	
Fall Time	100 111 1,110 1 24)	t _f		0.4	1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.






Figure 2. Active Region Safe Operating Area




Figure 3. "On" Voltages




Figure 5. Resistive Switching Performance

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 2 is based on $T_C = 25^{\circ}C$, $T_{J(pk)}$ is variable depending on power level. Second breakdown limitations do not derate the same as thermal limitations.

At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.






Figure 4. DC Current Gain



R_C - R_B: Non inductive resistances

Figure 6. Switching Times Test Circuit







TO-204 (TO-3) **CASE 197A-05 ISSUE K**

DATE 21 FEB 2000

SCALE 1:1





STYLE 1: PIN 1. BASE 2. EMITTER CASE: COLLECTOR

STYLE 2: PIN 1. EMITTER 2. BASE

CASE: COLLECTOR

STYLE 3: PIN 1. GATE 2. SOURCE CASE: DRAIN

STYLE 4: PIN 1. ANODE = 1 2. ANODE = 2 CASE: CATHODES


- NOTES:

 1. DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

	INCHES MILLIMETE		IETERS	
DIM	MIN	MAX	MIN	MAX
Α	1.530	REF	38.86 REF	
В	0.990	1.050	25.15	26.67
C	0.250	0.335	6.35	8.51
D	0.057	0.063	1.45	1.60
Е	0.060	0.070	1.53	1.77
G	0.430	BSC	10.92 BSC	
Н	0.215 BSC		5.46 BSC	
K	0.440	0.480	11.18	12.19
L	0.665 BSC		16.89 BSC	
N	0.760	0.830	19.31	21.08
Q	0.151	0.165	3.84	4.19
כ	1.187	1.187 BSC		BSC
٧	0.131	0.188	3.33	4.77

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Locationa Α

YY = Year WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98ASB42128B	Electronic versions are uncontrolle	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Proversions are uncontrolled except when stamped	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	TO-204 (TO-3)		PAGE 1 OF 2



DOCUMENT	NUMBER:
09ASB/12129	R

PAGE 2 OF 2

ISSUE	REVISION	DATE
K	LEGALLY CHANGED TO ON	21 FEB 2000

ON Semiconductor and were gistered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales