

October 1987 Revised January 1999

MM74C911

4-Digit Expandable Segment Display Controller

General Description

The MM74C911 display controller is an interface element with memory that drives a 4-digit, 8-segment LED display. The MM74C911 allows individual control of any segment in the 4-digit display. The number of segments per digit can be expanded without any external components. For example, two MM74C911's can be cascaded to drive a 16-segment alpha-numeric display.

The display controllers receive data information through 8 data lines a, b...DP, and digit information through 2 address inputs K1 and K2. The input data is written into the register selected by the address information when $\overline{\text{CHIP}}$ ENABLE, $\overline{\text{CE}}$, and $\overline{\text{WRITE ENABLE}}$, $\overline{\text{WE}}$, are LOW and is latched when either $\overline{\text{CE}}$ or $\overline{\text{WE}}$ return HIGH. Data hold time is not required.

A self-contained internal oscillator sequentially presents the stored data to high drive (100 mA typ.) 3-STATE output drivers which directly drive the LED display. The drivers are active when the control pin labeled SEGMENT OUTPUT ENABLE, \overline{SOE} , is LOW and go into 3-STATE when \overline{SOE} is HIGH. This feature allows for duty cycle brightness control, or for disabling the output drive for power conservation.

The digit outputs directly drive the base of the digit transistor when the control pin labeled $\overline{\text{DIGIT INPUT OUTPUT}}$, $\overline{\text{DIO}}$, is LOW. When $\overline{\text{DIO}}$ is HIGH, the digit lines turn into inputs and the internal scanning multiplexer is disabled.

When any digit line is forced HIGH by an external device, usually another MM74C911, the data information for that digit is presented to the output. In this manner, 16-segment alpha-numeric displays, 24- or 32-segment displays, or an array of discrete LED's can be controlled by the simple cascading of expandable segment display controllers. All inputs except digit inputs are TTL compatible and do not clamp input voltages above $V_{\rm CC}$.

Features


- Direct segment drive (100 mA typ.) 3-STATE
- 4 registers addressed like RAM
- Internal oscillator and scanning circuit
- Direct base drive to digit transistor
- Segment expandability without external components
- TTL compatible inputs
- Power saver mode—5 µW (typ.)

Ordering Code:

Order Number	Package Number	Package Description			
MM74C991N	N28B	28-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600" Wide			

Connection Diagram

Pin Assignments for DIP



Truth Tables

Input Control

	Digit Address K2 K1			Operation		
CE			WE			
0	0	0	0	Write Digit 1		
0	0	0	1	Latch Digit 1		
0	0	1	0	Write Digit 2		
0	0	1	1	Latch Digit 2		
0	1	0	0	Write Digit 3		
0	1	0	1	Latch Digit 3		
0	1	1	0	Write Digit 4		
0	1	1	1	Latch Digit 4		
1	Х	Х	Х	Disable Writing		

Output Control

DIO	SOE	Digit Lines		s	Operation	
		D4	D3	D2	D1	
0	0	R	R	R	R	Refresh Display
0	1	R	R	R	R	Disable Segment Outputs
1	0	0	0	0	0	Digits Are Now Inputs
1	0	0	0	0	1	Display Digit 1
1	0	0	0	1	0	Display Digit 2
1	0	0	1	0	0	Display Digit 3
1	0	1	0	0	0	Display Digit 4
1	1	0	0	0	0	Power Saver Mode

R = Refresh (digit lines sequentially pulsed)

Functional Description

The MM74C911 display controller is manufactured on standard metal gate CMOS technology. A single 5V 74 series TTL supply can be used for power and should be bypassed at the $\rm V_{CC}$ pin to suppress current transients.

The digit outputs directly drive the base of a grounded emitter digit transistor without the need of a Darlington configuration. If an MM74C911 is driving a digit transistor and also supplying digit information to a cascaded MM74C911, base resistors are needed in the digit transistors to provide an adequate high level to the digit inputs of the cascaded MM74C911.


As seen in the Block Diagram, these display controllers contain four 8-bit registers; any one may be randomly writ-

ten into. In normal operation, the internal multiplexer scans the registers and refreshes the display. In cascaded operation, 1 MM74C911 serves as a master refresh device and cascaded MM74C911's are slaved to it through digit lines operating as inputs.

The MM74C911 appears to a microprocessor as memory and to the user as a self-scan display. Since every segment is under microprocessor control, great versatility is obtained.

Low power standby operation occurs with both \overline{SOE} and \overline{DIO} inputs HIGH. This condition forces the MM74C911 to a quiescent state typically drawing less than 1 μA of supply current with a standby supply voltage as low as 3V.

Logic Diagram



X = Don't Care

Absolute Maximum Ratings(Note 1)

(Note 2)

Voltage at Any Pin

except Inputs -0.3V to $V_{CC} + 0.3V$

Voltage at Any Input

-0.3V to +15Vexcept Digits

Operating Temperature

Range, (T_A) -40°C to +85°C

-65°C to +150°C Storage Temperature Range

Power Dissipation (P_D) Refer to $P_{D(MAX)}$ vs T_A Graph Operating V_{CC} Range 3V to 6V Absolute Maximum V_{CC} 6.5V

Lead Temperature

260°C (Soldering, 10 seconds)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range", they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltage reference to ground.

DC Electrical Characteristics

Min/Max limits apply at $-40^{\circ}C \leq T_{J} \leq +85^{\circ}C,$ unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.0			V
V _{IN(0)}	Logical "0" Input Voltage				1.5	V
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 5V, V _{IN} = 15V		0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current	$V_{CC} = 5V$, $V_{IN} = 0V$	-1.0	-0.005		μΑ
I _{CC}	Supply Current (Normal)	V _{CC} = 5V, Outputs Open		0.50	2.5	mA
I _{CC}	Supply Current (Power Saver)	V _{CC} = 5V, SOE , DIO = "1", D1, D2, D3, D4 = "0"		1	600	μΑ
I _{OUT}	3-STATE Output Current	V _O = 5V		0.03	10	μΑ
		$V_O = 0V$	-10	-0.03		
CMOS/LP	TTL INTERFACE					
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} - 2			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
OUTPUT I	DRIVE		•			•
I _{SH}	HIGH Level Segment Current	$V_{CC} = 5V, V_{O} = 3.4V$				
		$T_J = 25^{\circ}C$	-60	-100		mA
		$T_J = 100$ °C	-40	-60		mA
I _{DH}	HIGH Level Digit Current	$V_{CC} = 5V$, $V_{O} = 3V$				
		$T_J = 25^{\circ}C$	-10	-20		mA
		T _J = 100°C	-7	-10		mA
		$V_{CC} = 5V$, $V_{O} = 1V$				
		$T_J = 25^{\circ}C$	-15	-40		mA
		T _J = 100°C	-10	-15		mA
V _{OUT(1)}	Logical "1" Output Voltage, Any Digit	$V_{CC} = 5V$, $I_{O} = -360 \mu A$	4.6			V
V _{OUT(0)}	Logical "0" Output Voltage, Any Output	$V_{CC} = 5V$, $I_{O} = 360 \mu A$			0.4	V
θ_{JA}	Thermal Resistance	(Note 3)		100		°C/W

Note 3: θ_{JA} measured in free-air with device soldered into printed circuit board.


AC Electrical Characteristics (Note 4) $V_{CC} = 5V, t_r = t_f = 20 \text{ ns}, C_L = 50 \text{ pF}$


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{CW}	Chip Enable to Write Enable Set-Up Time	T _J = 25°C	35	15		ns
		T _J = 125°C	50	20		ns
t _{AW}	Address to Write Enable Set-Up Time	$T_J = 25^{\circ}C$	35	15		ns
		T _J = 125°C	50	20		ns
t _{WW}	Write Enable Width	$T_J = 25^{\circ}C$	400	225		ns
		T _J = 125°C	450	250		ns
t _{DW}	Data to Write Enable Set-Up Time	$T_J = 25^{\circ}C$	390	225		ns
		$T_J = 125^{\circ}C$	430	250		ns
t _{WD}	Write Enable to Data Hold Time	$T_J = 25^{\circ}C$	0	-10		ns
		T _J = 125°C	0	-15		ns
t _{WA}	Write Enable to Address Hold Time	$T_J = 25^{\circ}C$	0	-10		ns
		T _J = 125°C	0	-15		ns
t _{WC}	Write Enable to Chip Enable Hold Time	$T_J = 25^{\circ}C$	55	30		ns
		T _J = 125°C	75	40		ns
t _{1H} , t _{0H}	Logical "1", Logical "0" Levels into 3-STATE	R _L =10k, C _L =10 pF				
		$T_J = 25^{\circ}C$		275	500	ns
		T _J = 125°C		325	600	ns
t _{H1} , t _{H0}	3-STATE to Logical "1" or	R _L =10k, C _L =10 pF				
	Logical "0" Levels	$T_J = 25^{\circ}C$		325	600	ns
		T _J = 125°C		375	700	ns
t _{D1} , t _{D0}	Propagation Delay from Digit Input to	$T_J = 25^{\circ}C$		500	1000	ns
	Segment Output	T _J = 125°C		700	1400	ns
t _{IB}	Interdigit Blanking Time	$T_J = 25^{\circ}C$	5	10		μs
		T _J = 125°C	10	20		μs
f _{MUX}	Multiplex Scan Frequency	$T_J = 25^{\circ}C$		525		Hz
		$T_J = 125^{\circ}C$		375		Hz
C _{IN}	Input Capacitance	(Note 5)		5	7.5	pF
C _{OUT}	3-STATE Output Capacitance	(Note 5)		30	50	pF

Note 4: AC Parameters are guaranteed by DC correlated testing.


Note 5: Capacitance guaranteed by periodic testing.

Switching Time Waveforms






Switching Time Waveforms (Continued) Multiplexing Output Waveforms DIGIT N+1 T=1/fmux




Note A: All other digit lines are at a low level. $\overline{\text{DIO}}$ at a HIGH level.


Typical Performance Characteristics




 $v_{\text{OUT}} \; (v)$ Segment outputs if shorted to ground will exceed maximum power dissipation of the device.





Segment resistor (OHMS) V_{CE} is the saturation voltage of the digit drive transistor.







Applications









Physical Dimensions inches (millimeters) unless otherwise noted 28 27 26 25 24 23 22 21 20 19 18 17 16 15 (1.575) RAD 0.510 ± 0.005 (12.95 ± 0.127) 2 3 4 5 6 7 8 9 10 11 12 13 14 PIN NO. 1 IDENT 0.030 (0.762) MAX $\frac{0.145 - 0.210}{(3.683 - 5.334)}$ $\frac{0.050}{(1.270)}$ TYP 0.600 - 0.620 $\frac{0.125-0.165}{(3.175-4.191)} \ \underline{0.020}$ (15.24 – 15.75) 0.009 - 0.015 (0.229 - 0.381) $\boldsymbol{0.050 \pm 0.015}$ (14.73) 0.145 (1.270 ± 0.381) (2.540 ± 0.254) 0.625 ⁺ 0.025 - 0.015 $\left(15.88 + 0.635 \atop -0.381\right)$ N28B (REV E)

28-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600" Wide Package Number N28B

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com