

Enhanced Product

AD5689R-EP

FEATURES

- High relative accuracy (INL): ± 4 LSB maximum at 16 bits
- Low drift 2.5 V reference: 4 ppm/°C typical
- Tiny package: 3 mm × 3 mm, 16-lead LFCSP
- Total unadjusted error (TUE): $\pm 0.1\%$ of FSR maximum
- Offset error: ± 1.5 mV maximum
- Gain error: $\pm 0.1\%$ of FSR maximum
- High drive capability: 15 mA, 0.5 V from supply rails
- User-selectable gain of 1 or 2 (GAIN pin)
- Reset to zero scale or midscale (RSTSEL pin)
- 1.8 V logic compatibility
- 50 MHz SPI with readback or daisy chain
- Low glitch: 0.5 nV·sec
- Low power: 3.3 mW at 3 V
- 2.7 V to 5.5 V power supply

ENHANCED PRODUCT FEATURES

- Supports defense and aerospace applications (AQEC)
- Temperature range: -55°C to $+125^{\circ}\text{C}$
- Controlled manufacturing baseline
- 1 assembly/test site
- 1 fabrication site
- Enhanced product change notification
- Qualification data available on request

APPLICATIONS

- Optical transceivers
- Base station power amplifiers
- Process control (PLC input/output cards)
- Industrial automation
- Data acquisition systems

GENERAL DESCRIPTION

The AD5689R-EP, a member of the nanoDAC+™ family, is a low power, dual, 16-bit buffered voltage output digital-to-analog converter (DAC). The device includes a 2.5 V, 4 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The device operates from a single 2.7 V to 5.5 V supply, is guaranteed monotonic by design, and exhibits less than 0.1% FSR gain error and 1.5 mV offset error performance.

The AD5689R-EP also incorporates a power-on reset circuit and a RSTSEL pin that ensures that the DAC outputs power up to zero scale or midscale and remains there until a valid write occurs. The device contains a per channel power-down feature that reduces the current consumption of the device to 4 μA at 3 V while in power-down mode.




Figure 1.

13086-001

The AD5689R-EP uses a versatile serial peripheral interface (SPI) that operates at clock rates up to 50 MHz, and contains a V_{LOGIC} pin that is intended for 1.8 V/3 V/5 V logic.

Additional application and technical information can be found in the [AD5689R/AD5687R](#) data sheet.

PRODUCT HIGHLIGHTS

1. High Relative Accuracy (INL).
 ± 4 LSB maximum
2. Low Drift 2.5 V On-Chip Reference.
4 ppm/°C typical temperature coefficient
13 ppm/°C maximum temperature coefficient

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

| | | | |
|---------------------------------|---|---|----|
| Features | 1 | Timing Characteristics | 6 |
| Enhanced Product Features | 1 | Daisy-Chain and Readback Timing Characteristics | 7 |
| Applications..... | 1 | Absolute Maximum Ratings | 9 |
| Functional Block Diagram | 1 | ESD Caution..... | 9 |
| General Description..... | 1 | Pin Configuration and Function Descriptions..... | 10 |
| Product Highlights | 1 | Typical Performance Characteristics | 11 |
| Revision History | 2 | Outline Dimensions..... | 17 |
| Specifications..... | 3 | Ordering Guide | 17 |
| AC Characteristics..... | 5 | | |

REVISION HISTORY

11/2016—Rev. 0 to Rev. A

| | |
|---|------------|
| Changed $1.8 \text{ V} \leq V_{\text{LOGIC}} \leq 5.5 \text{ V}$ to $1.62 \text{ V} \leq V_{\text{LOGIC}} \leq 5.5 \text{ V}$ | Throughout |
| Changes to Features Section..... | 1 |
| Changes to V_{LOGIC} Parameter, Table 1 | 4 |
| Changes to Table 3 | 6 |
| Changes to Table 4 and Figure 4..... | 7 |
| Changes to Figure 5..... | 8 |
| Changes to Table 5..... | 9 |
| Changes to Figure 11..... | 11 |
| Changes to Figure 16, Figure 17, and Figure 18 | 12 |
| Changes to Figure 19 to Figure 24..... | 13 |
| Changes to Figure 26, Figure 27, and Figure 30 | 14 |
| Changes to Figure 33 and Figure 34..... | 15 |

8/2015—Revision 0: Initial Version

SPECIFICATIONS

$V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$, $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$, $R_L = 2 \text{ k}\Omega$, $C_L = 200 \text{ pF}$, and all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
|--|--------|------------------------|------------|------------------------------|---|
| STATIC PERFORMANCE ¹ | | | | | |
| Resolution | 16 | | | Bits | |
| Relative Accuracy | | ± 1 | ± 4 | LSB | Gain = 2 |
| | | ± 1 | ± 5 | LSB | Gain = 1 |
| Differential Nonlinearity (DNL) | | | ± 1 | LSB | Guaranteed monotonic by design |
| Zero-Code Error | | 0.4 | 1.5 | mV | All zeros loaded to DAC register |
| Offset Error | | ± 0.1 | ± 1.5 | mV | |
| Full-Scale Error | | ± 0.01 | ± 0.1 | % of FSR | All ones loaded to DAC register |
| Gain Error | | ± 0.02 | ± 0.1 | % of FSR | Gain = 2 |
| | | ± 0.02 | ± 0.15 | % of FSR | Gain = 1 |
| Total Unadjusted Error | | ± 0.01 | ± 0.1 | % of FSR | External reference; gain = 2 |
| | | | ± 0.2 | % of FSR | Internal reference; gain = 1 |
| Offset Error Drift ² | | ± 1 | | $\mu\text{V}/^\circ\text{C}$ | |
| Gain Temperature Coefficient (TC) ² | | ± 1 | | ppm | Of FSR/ $^\circ\text{C}$ |
| DC Power Supply Rejection Ratio ² | | 0.15 | | mV/V | DAC code = midscale, $V_{DD} = 5 \text{ V} \pm 10\%$ |
| DC Crosstalk ² | | ± 2 | | μV | Due to single channel, full-scale output change |
| | | ± 3 | | $\mu\text{V}/\text{mA}$ | Due to load current change |
| | | ± 2 | | μV | Due to powering down (per channel) |
| OUTPUT CHARACTERISTICS ² | | | | | |
| Output Voltage Range | 0 | V_{REF} | | V | Gain = 1 |
| | 0 | $2 \times V_{REF}$ | | V | Gain = 2, see Figure 28 |
| Capacitive Load Stability | | 2 | | nF | $R_L = \infty$ |
| | | 10 | | nF | $R_L = 1 \text{ k}\Omega$ |
| Resistive Load ³ | 1 | | | k Ω | |
| Load Regulation | | 80 | | $\mu\text{V}/\text{mA}$ | $5 \text{ V} \pm 10\%$, DAC code = midscale; $-30 \text{ mA} \leq I_{OUT} \leq +30 \text{ mA}$ |
| | | 80 | | $\mu\text{V}/\text{mA}$ | $3 \text{ V} \pm 10\%$, DAC code = midscale; $-20 \text{ mA} \leq I_{OUT} \leq +20 \text{ mA}$ |
| Short-Circuit Current ⁴ | | 40 | | mA | |
| Load Impedance at Rails ⁵ | | 25 | | Ω | See Figure 28 |
| Power-Up Time | | 2.5 | | μs | Coming out of power-down mode; $V_{DD} = 5 \text{ V}$ |
| REFERENCE OUTPUT | | | | | |
| Output Voltage ⁶ | 2.4975 | | 2.5025 | V | At ambient |
| Reference TC ^{7,8} | | 4 | 13 | ppm/ $^\circ\text{C}$ | |
| Output Impedance ² | | 0.04 | | Ω | |
| Output Voltage Noise ² | | 12 | | $\mu\text{V p-p}$ | 0.1 Hz to 10 Hz |
| Output Voltage Noise Density ² | | 240 | | $\text{nV}/\sqrt{\text{Hz}}$ | At ambient; $f = 10 \text{ kHz}$, $C_L = 10 \text{ nF}$ |
| Load Regulation Sourcing ² | | 20 | | $\mu\text{V}/\text{mA}$ | At ambient |
| Load Regulation Sinking ² | | 40 | | $\mu\text{V}/\text{mA}$ | At ambient |
| Output Current Load Capability ² | | ± 5 | | mA | $V_{DD} \geq 3 \text{ V}$ |
| Line Regulation ² | | 100 | | $\mu\text{V}/\text{V}$ | At ambient |
| Thermal Hysteresis ² | | 125 | | ppm | First cycle |
| | | 25 | | ppm | Additional cycles |
| LOGIC INPUTS ² | | | | | |
| Input Current | | | ± 2 | μA | Per pin |
| Input Voltage | | | | | |
| Low (V_{INL}) | | | | | |
| High (V_{INH}) | | $0.7 \times V_{LOGIC}$ | | V | |
| Pin Capacitance | | 2 | | pF | |

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
|------------------------------------|-------------------|-----|-----|---------|---|
| LOGIC OUTPUTS (SDO) ² | | | | | |
| Output Voltage | | | | | |
| Low (V_{OL}) | | 0.4 | | V | $I_{SINK} = 200 \mu A$ |
| High (V_{OH}) | $V_{LOGIC} - 0.4$ | | | V | $I_{SOURCE} = 200 \mu A$ |
| Floating State Output Capacitance | | 4 | | pF | |
| POWER REQUIREMENTS | | | | | |
| V_{LOGIC} | 1.62 | 5.5 | | V | |
| I_{LOGIC} | | 3 | | μA | |
| V_{DD} | 2.7 | 5.5 | | V | Gain = 1 |
| V_{DD} | $V_{REF} + 1.5$ | 5.5 | | V | Gain = 2 |
| I_{DD} | | | | | $V_{IH} = V_{DD}, V_{IL} = GND, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ |
| Normal Mode ⁹ | 0.59 | 0.7 | | mA | Internal reference off |
| | | 1.1 | 1.3 | mA | Internal reference on at full scale |
| All Power-Down Modes ¹⁰ | 1 | 4 | | μA | -40°C to +85°C |
| | | 6 | | μA | -55°C to +125°C |

¹ DC specifications tested with the outputs unloaded, unless otherwise noted. Upper dead band = 10 mV and exists only when $V_{REF} = V_{DD}$ with gain = 1 or when $V_{REF}/2 = V_{DD}$ with gain = 2. Linearity is calculated using a reduced code range of 256 to 65,280.

² Guaranteed by design and characterization; not production tested.

³ Channel A can have an output current of up to 15 mA. Similarly, Channel B can have an output current of up to 15 mA, up to a junction temperature of 135°C.

⁴ $V_{DD} = 5 \text{ V}$. The device includes current limiting that is intended to protect the device during temporary overload conditions. Junction temperature may be exceeded during current limit, but operation above the specified maximum operation junction temperature can impair device reliability.

⁵ When drawing a load current at either rail, the output voltage headroom, with respect to that rail, is limited by the 25 Ω typical channel resistance of the output device. For example, when sinking 1 mA, the minimum output voltage = $25 \Omega \times 1 \text{ mA} = 25 \text{ mV}$ (see Figure 28).

⁶ Initial accuracy presolder reflow is $\pm 750 \mu \text{V}$; output voltage includes the effects of preconditioning drift. See the [AD5689R/AD5687R](#) data sheet for more information.

⁷ Reference is trimmed and tested at two temperatures and is characterized from -55°C to +125°C.

⁸ Reference temperature coefficient is calculated as per the box method. See the [AD5689R/AD5687R](#) data sheet for more information.

⁹ Interface inactive. Both DACs active. DAC outputs unloaded.

¹⁰ Both DACs powered down.

AC CHARACTERISTICS

$V_{DD} = 2.7 \text{ V}$ to 5.5 V , $R_L = 2 \text{ k}\Omega$ to GND, $C_L = 200 \text{ pF}$ to GND, $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$, and all specifications T_{MIN} to T_{MAX} , unless otherwise noted. Guaranteed by design and characterization; not production tested.

Table 2.

| Parameter ¹ | Min | Typ | Max | Unit | Test Conditions/Comments ² |
|--|------|-----|-----|------------------------------|--|
| Output Voltage Settling Time | 5 | 8 | | μs | $\frac{1}{4}$ to $\frac{3}{4}$ scale settling to $\pm 2 \text{ LSB}$ |
| Slew Rate | 0.8 | | | $\text{V}/\mu\text{s}$ | |
| Digital-to-Analog Glitch Impulse | 0.5 | | | $\text{nV}\cdot\text{sec}$ | 1 LSB change around major carry |
| Digital Feedthrough | 0.13 | | | $\text{nV}\cdot\text{sec}$ | |
| Digital Crosstalk | 0.1 | | | $\text{nV}\cdot\text{sec}$ | |
| Analog Crosstalk | 0.2 | | | $\text{nV}\cdot\text{sec}$ | |
| DAC-to-DAC Crosstalk | 0.3 | | | $\text{nV}\cdot\text{sec}$ | |
| Total Harmonic Distortion (THD) ³ | -80 | | | dB | At ambient, $BW = 20 \text{ kHz}$, $V_{DD} = 5 \text{ V}$, $f_{OUT} = 1 \text{ kHz}$ |
| Output Noise Spectral Density (NSD) | 300 | | | $\text{nV}/\sqrt{\text{Hz}}$ | DAC code = midscale, 10 kHz ; gain = 2 |
| Output Noise | 6 | | | $\mu\text{V p-p}$ | 0.1 Hz to 10 Hz |
| Signal-to-Noise Ratio (SNR) | 90 | | | dB | At ambient, $BW = 20 \text{ kHz}$, $V_{DD} = 5 \text{ V}$, $f_{OUT} = 1 \text{ kHz}$ |
| Spurious Free Dynamic Range (SFDR) | 83 | | | dB | At ambient, $BW = 20 \text{ kHz}$, $V_{DD} = 5 \text{ V}$, $f_{OUT} = 1 \text{ kHz}$ |
| Signal-to-Noise-and-Distortion Ratio (SINAD) | 80 | | | dB | At ambient, $BW = 20 \text{ kHz}$, $V_{DD} = 5 \text{ V}$, $f_{OUT} = 1 \text{ kHz}$ |

¹ See the [AD5689R/AD5687R](#) data sheet.

² Temperature range is -55°C to $+125^\circ\text{C}$, typical at 25°C .

³ Digitally generated sine wave at 1 kHz.

TIMING CHARACTERISTICS

All input signals are specified with $t_R = t_F = 1 \text{ ns/V}$ (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See Figure 2. $V_{DD} = 2.7 \text{ V}$ to 5.5 V , $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$, and $V_{REF} = 2.5 \text{ V}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 3.

| Parameter ¹ | Symbol | 1.62 V ≤ V_{LOGIC} < 2.7 V | | 2.7 V ≤ V_{LOGIC} ≤ 5.5 V | | Unit |
|--|----------|------------------------------|-----|-----------------------------|-----|------|
| | | Min | Max | Min | Max | |
| SCLK Cycle Time | t_1 | 20 | | 20 | | ns |
| SCLK High Time | t_2 | 10 | | 10 | | ns |
| SCLK Low Time | t_3 | 10 | | 10 | | ns |
| SYNC to SCLK Falling Edge Setup Time | t_4 | 15 | | 10 | | ns |
| Data Setup Time | t_5 | 5 | | 5 | | ns |
| Data Hold Time | t_6 | 5 | | 5 | | ns |
| SCLK Falling Edge to SYNC Rising Edge | t_7 | 10 | | 10 | | ns |
| Minimum SYNC High Time | t_8 | 20 | | 20 | | ns |
| SYNC Rising Edge to SYNC Rising Edge (DAC Register Update/s) | t_9 | 870 | | 830 | | ns |
| SYNC Falling Edge to SCLK Fall Ignore | t_{10} | 16 | | 10 | | ns |
| LDAC Pulse Width Low | t_{11} | 15 | | 15 | | ns |
| SYNC Rising Edge to LDAC Rising Edge | t_{12} | 20 | | 20 | | ns |
| SYNC Rising Edge to LDAC Falling Edge | t_{13} | 30 | | 30 | | ns |
| LDAC Falling Edge to SYNC Rising Edge | t_{14} | 840 | | 800 | | ns |
| Minimum Pulse Width Low | t_{15} | 30 | | 30 | | ns |
| Pulse Activation Time | t_{16} | 30 | | 30 | | ns |
| Power-Up Time ² | | 4.5 | | 4.5 | | μs |

¹ Guaranteed by design and characterization; not production tested.

² Time to exit power-down to normal mode of AD5689R-EP operation, 32nd clock edge to 90% of DAC midscale value, with output unloaded.




Figure 2. Serial Write Operation

13406-003

DAISY-CHAIN AND READBACK TIMING CHARACTERISTICS


All input signals are specified with $t_R = t_F = 1 \text{ ns/V}$ (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{IL} + V_{IH})/2$. See Figure 4 and Figure 5. $V_{DD} = 2.7 \text{ V}$ to 5.5 V , $1.62 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$, and $V_{REF} = 2.5 \text{ V}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted. $V_{DD} = 2.7 \text{ V}$ to 5.5 V .

Table 4.

| Parameter¹ | Symbol | $1.62 \text{ V} \leq V_{LOGIC} < 2.7 \text{ V}$ | | $2.7 \text{ V} \leq V_{LOGIC} \leq 5.5 \text{ V}$ | | Unit |
|---------------------------------------|---------------|--|------------|---|------------|-------------|
| | | Min | Max | Min | Max | |
| SCLK Cycle Time | t_1 | 66 | | 40 | | ns |
| SCLK High Time | t_2 | 33 | | 20 | | ns |
| SCLK Low Time | t_3 | 33 | | 20 | | ns |
| SYNC to SCLK Falling Edge | t_4 | 33 | | 20 | | ns |
| Data Setup Time | t_5 | 5 | | 5 | | ns |
| Data Hold Time | t_6 | 5 | | 5 | | ns |
| SCLK Falling Edge to SYNC Rising Edge | t_7 | 15 | | 10 | | ns |
| Minimum SYNC High Time | t_8 | 60 | | 30 | | ns |
| SDO Data Valid from SCLK Rising Edge | t_9 | | 45 | | 30 | ns |
| SYNC Rising Edge to SCLK Rising Edge | t_{10} | 15 | | 10 | | ns |
| SYNC Rising Edge to SDO Disable | t_{11} | 60 | | 60 | | ns |


¹ Guaranteed by design and characterization; not production tested.

Circuit and Timing Diagrams



13406-204

Figure 3. Load Circuit for Digital Output (SDO) Timing Specifications



13406-005

Figure 4. Daisy-Chain Timing Diagram




Figure 5. Readback Timing Diagram

13406-006

ABSOLUTE MAXIMUM RATINGS

T_A = 25°C, unless otherwise noted.

Table 5.

| Parameter | Rating |
|--|--------------------------------------|
| V _{DD} to GND | -0.3 V to +7 V |
| V _{LOGIC} to GND | -0.3 V to +7 V |
| V _{OUT} to GND | -0.3 V to V _{DD} + 0.3 V |
| V _{REF} to GND | -0.3 V to V _{DD} + 0.3 V |
| Digital Input Voltage to GND | -0.3 V to V _{LOGIC} + 0.3 V |
| Operating Temperature Range | -55°C to +125°C |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | 135°C |
| 16-Lead LFCSP, θ _{JA} Thermal Impedance, θ _{JA} Airflow (4-Layer Board) | 70°C/W |
| Reflow Soldering Peak Temperature, Pb Free (J-STD-020) | 260°C |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. THE EXPOSED PAD MUST BE TIED TO GND.
2. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.







13408-007

Figure 6. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No | Mnemonic | Description |
|--------|--------------------|---|
| 1 | V _{OUTA} | Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. |
| 2 | GND | Ground Reference Point for All Circuitry on the AD5689R-EP. |
| 3 | V _{DD} | Power Supply Input. The AD5689R-EP can be operated from 2.7 V to 5.5 V. Decouple the supply with a 10 μ F capacitor in parallel with a 0.1 μ F capacitor to GND. |
| 4 | NC | No Connect. Do not connect to this pin. |
| 5 | V _{OUTB} | Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. |
| 6 | SDO | Serial Data Output. SDO can be used to daisy-chain a number of AD5689R-EP devices together, or it can be used for readback. The serial data is transferred on the rising edge of SCLK and is valid on the falling edge of the clock. |
| 7 | LDAC | LDAC can be operated in two modes: asynchronously and synchronously. Pulsing this pin low allows either or both DAC registers to be updated if the input registers have new data; both DAC outputs can be updated simultaneously. This pin can also be tied permanently low. |
| 8 | GAIN | Gain Select. When this pin is tied to GND, both DACs output a span from 0 V to V _{REF} . If this pin is tied to V _{LOGIC} , both DACs output a span of 0 V to 2 \times V _{REF} . |
| 9 | V _{LOGIC} | Digital Power Supply. Voltage ranges from 1.62 V \leq V _{LOGIC} \leq 5.5 V. |
| 10 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz. |
| 11 | SYNC | Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 24 clocks. |
| 12 | SDIN | Serial Data Input. This device has a 24-bit input shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 13 | RESET | Asynchronous Reset Input. The RESET input is falling edge sensitive. When RESET is low, all LDAC pulses are ignored. When RESET is activated, the input register and the DAC register are updated with zero scale or midscale, depending on the state of the RSTSEL pin. If this pin is forced low at power-up, the power-on reset (POR) circuit does not initialize the device correctly until this pin is released. |
| 14 | RSTSEL | Power-On Reset Select. Tying this pin to GND powers up both DACs to zero scale. Tying this pin to V _{LOGIC} powers up both DACs to midscale. |
| 15 | V _{REF} | Reference Voltage. The AD5689R-EP has a common reference pin. When using the internal reference, this is the reference output pin. When using an external reference, this is the reference input pin. The default for this pin is as a reference output. |
| 16 | NC | No Connect. Do not connect to this pin. |
| 17 | EPAD | Exposed Pad. The exposed pad must be tied to GND. |

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 13. Integral Nonlinearity (INL) vs. Code




Figure 14. Differential Nonlinearity (DNL) vs. Code



Figure 15. V_{REF} vs. Supply Voltage (V_{DD})

Figure 16. INL Error and DNL Error vs. Temperature



Figure 17. INL Error and DNL Error vs. V_{REF} 

Figure 18. INL Error and DNL Error vs. Supply Voltage




Figure 19. Gain Error and Full-Scale Error vs. Temperature




Figure 22. Zero-Code Error and Offset Error vs. Supply Voltage




Figure 20. Zero-Code Error and Offset Error vs. Temperature




Figure 23. Total Unadjusted Error (TUE) vs. Temperature




Figure 21. Gain Error and Full-Scale Error vs. Supply Voltage










Figure 24. Total Unadjusted Error (TUE) vs. Supply Voltage, Gain = 1






Figure 31. Supply Current vs. Temperature




Figure 32. Digital-to-Analog Glitch Impulse




Figure 33. 0.1 Hz to 10 Hz Output Noise Plot, 2.5 V External Reference




Figure 34. 0.1 Hz to 10 Hz Output Noise Plot, 2.5 V Internal Reference




Figure 35. Noise Spectral Density (NSD) vs. Frequency




Figure 37. Multiplying Bandwidth, External Reference = 2.5 V, ± 0.1 V p-p, 10 kHz to 10 MHz

Figure 36. Total Harmonic Distortion at 1 kHz vs. Frequency

OUTLINE DIMENSIONS



08-16-2010-E

ORDERING GUIDE

| Model ¹ | Resolution | Temperature Range | Package Description | Package Option |
|--------------------|------------|-------------------|--|----------------|
| AD5689RTCPZ-EP-RL7 | 16 Bits | -55°C to +125°C | 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ] | CP-16-22 |

¹ Z = RoHS Compliant Part.